

GPS C/A Code Generator

Output Verification & Source Code — Internship Task 1

1. Objective

This document records the ModelSim simulation output of the verified GPS C/A code generator design and lists the complete, final source code for every file in the design, so the results can be reviewed independently of the live simulation environment.

2. Output Verification

2.1 Waveform (ModelSim)

The waveform below shows clk, reset, prn_select, prn_code, g1_state and g2_state, along with the captured chip_capture signal, as prn_select is stepped through PRN 1, 2 and 3. Note that g1_state and g2_state return to 111111111 every time reset is pulsed, and follow an identical sequence regardless of which PRN is selected -- confirming that G1 and G2 run independently of prn_select, exactly as intended by the design.




Figure 1: ModelSim waveform, PRN 1-3 shown.

2.2 Simulation Transcript

The transcript below shows the self-checking testbench output. For each PRN, the first 10 chips of the generated code are captured and printed in both binary and octal. The octal value printed here is compared directly against the "First 10 chips octal" column of Table 2.3 (reproduced in Section 2.3 below).

```

Transcript
# Break in module tb_gps_ca_prn1_16 at C:/Users/maandh/Desktop/1330/tb_gps
add wave sim:/tb_gps_ca_prn1_16/*
VSIM 28> restart -f
VSIM 29> run -all
# =====
# Internee 1 : verifying PRN 1 ..... PRN 32
# Compare the printed octal value against Table 2.3
# ("First 10 chips octal" column) for each PRN.
# =====
# PRN1 : chips = 1100100000 (octal 1440) g1=0001110001 g2=0010110100
# PRN2 : chips = 1110010000 (octal 1620) g1=0001110001 g2=0010110100
# PRN3 : chips = 1111001000 (octal 1710) g1=0001110001 g2=0010110100
# PRN4 : chips = 1111100100 (octal 1744) g1=0001110001 g2=0010110100
# PRN5 : chips = 1001011011 (octal 1133) g1=0001110001 g2=0010110100
# PRN6 : chips = 1100101101 (octal 1455) g1=0001110001 g2=0010110100
# PRN7 : chips = 1001011001 (octal 1131) g1=0001110001 g2=0010110100
# PRN8 : chips = 1100101100 (octal 1454) g1=0001110001 g2=0010110100
# PRN9 : chips = 1110010110 (octal 1626) g1=0001110001 g2=0010110100
# PRN10 : chips = 1101000100 (octal 1504) g1=0001110001 g2=0010110100
# PRN11 : chips = 1110100010 (octal 1642) g1=0001110001 g2=0010110100
# PRN12 : chips = 1111101000 (octal 1750) g1=0001110001 g2=0010110100
# PRN13 : chips = 1111110100 (octal 1764) g1=0001110001 g2=0010110100
# PRN14 : chips = 1111111010 (octal 1772) g1=0001110001 g2=0010110100
# PRN15 : chips = 1111111101 (octal 1775) g1=0001110001 g2=0010110100
# PRN16 : chips = 1111111110 (octal 1776) g1=0001110001 g2=0010110100
# PRN17 : chips = 1001101110 (octal 1156) g1=0001110001 g2=0010110100
# PRN18 : chips = 1100110111 (octal 1467) g1=0001110001 g2=0010110100
# PRN19 : chips = 1110011011 (octal 1633) g1=0001110001 g2=0010110100
# PRN20 : chips = 1111001101 (octal 1715) g1=0001110001 g2=0010110100
# PRN21 : chips = 1111100110 (octal 1746) g1=0001110001 g2=0010110100
# PRN22 : chips = 1111110011 (octal 1763) g1=0001110001 g2=0010110100
# PRN23 : chips = 1000110011 (octal 1063) g1=0001110001 g2=0010110100

```

Figure 2: Simulation transcript, PRN 1-23 shown.

2.3 Reference Table (Table 2.3, GPS textbook)

This is the published reference table the simulated output is checked against.

Satellite ID number	GPS PRN signal number	Code phase selection G_2	Code delay chips	First 10 chips octal
1	1	$2 \oplus 6$	5	1440
2	2	$3 \oplus 7$	6	1620
3	3	$4 \oplus 8$	7	1710
4	4	$5 \oplus 9$	8	1744
5	5	$1 \oplus 9$	17	1133
6	6	$2 \oplus 10$	18	1455
7	7	$1 \oplus 8$	139	1131
8	8	$2 \oplus 9$	140	1454
9	9	$3 \oplus 10$	141	1626
10	10	$2 \oplus 3$	251	1504
11	11	$3 \oplus 4$	252	1642
12	12	$5 \oplus 6$	254	1750
13	13	$6 \oplus 7$	255	1764
14	14	$7 \oplus 8$	256	1772
15	15	$8 \oplus 9$	257	1775
16	16	$9 \oplus 10$	258	1776
17	17	$1 \oplus 4$	469	1156
18	18	$2 \oplus 5$	470	1467
19	19	$3 \oplus 6$	471	1633
20	20	$4 \oplus 7$	472	1715
21	21	$5 \oplus 8$	473	1746
22	22	$6 \oplus 9$	474	1763
23	23	$1 \oplus 3$	509	1063
24	24	$4 \oplus 6$	512	1706
25	25	$5 \oplus 7$	513	1743
26	26	$6 \oplus 8$	514	1761
27	27	$7 \oplus 9$	515	1770
28	28	$8 \oplus 10$	516	1774
29	29	$1 \oplus 6$	859	1127
30	30	$2 \oplus 7$	860	1453

Figure 3: Table 2.3 - C/A code phase assignment (reference textbook).

2.4 Result Comparison

Every PRN value printed in the transcript (Figure 2) matches its corresponding row in Table 2.3 (Figure 3) exactly, as tabulated below.

PRN	Simulated Octal	Table 2.3 Octal	Match
1	1440	1440	PASS
2	1620	1620	PASS
3	1710	1710	PASS
4	1744	1744	PASS
5	1133	1133	PASS
6	1455	1455	PASS
7	1131	1131	PASS
8	1454	1454	PASS
9	1626	1626	PASS
10	1504	1504	PASS
11	1642	1642	PASS
12	1750	1750	PASS
13	1764	1764	PASS

14	1772	1772	PASS
15	1775	1775	PASS
16	1776	1776	PASS
17	1156	1156	PASS
18	1467	1467	PASS
19	1633	1633	PASS
20	1715	1715	PASS
21	1746	1746	PASS
22	1763	1763	PASS
23	1063	1063	PASS

The testbench loop continues in the same manner through PRN 32 using the same design files, following the identical tap assignments defined for PRN 24-32 in Table 2.3.

3. Source Code

The complete, final source code for each file in the design is listed below, one file per section, with a one-line description of that file's purpose.

g1_lfsr.v

Purpose: 10-bit LFSR implementing the G1 generator (fixed feedback taps at cells 3 and 10).

```
module g1_lfsr(
    input clk,
    input reset,
    output wire g1_out,
    output wire [9:0] g1_state
);

    // 10-bit Shift Register
    reg [9:0] g1;

    // Feedback Calculation
    // Polynomial:  $x^{10} + x^3 + 1$ 
    // Standard notation: Feedback comes from cell 10 and cell 3
    // cell 10 -> g1[9], cell 3 -> g1[2]
    wire feedback;
    assign feedback = g1[9] ^ g1[2];

    // Output: cell 10 becomes the output bit
    assign g1_out = g1[9];
    assign g1_state = g1;

    // Shift Register (Corrected Shift Direction)
    always @(posedge clk or posedge reset) begin
        if(reset)
            g1 <= 10'b1111111111;
        else
            g1 <= {g1[8:0], feedback}; // ? Sahi direction: Naya bit index 0 mein jata hai
    end

endmodule
```

g2_lfsr.v

Purpose: 10-bit LFSR implementing the G2 generator (fixed feedback taps at cells 2,3,6,8,9,10).

```
module g2_lfsr(
    input clk,
    input reset,
    output wire g2_out,
    output wire [9:0] g2_state
);

    // 10-bit Shift Register
    reg [9:0] g2;

    // Feedback Calculation
    // Polynomial:  $x^{10} + x^9 + x^8 + x^6 + x^3 + x^2 + 1$ 
    wire feedback;
    assign feedback = g2[9] ^
                     g2[8] ^
                     g2[7] ^
                     g2[5] ^
                     g2[2] ^
                     g2[1];

    // Outputs
```

```

assign g2_out = g2[9];
assign g2_state = g2;

// Shift Register (Corrected Shift Direction)
always @(posedge clk or posedge reset) begin
    if(reset)
        g2 <= 10'b1111111111;
    else
        g2 <= {g2[8:0], feedback}; // ? Sahi direction: Naya bit index 0 mein jata hai
end

endmodule

```

prn_selector.v

Purpose: Selects two cells of the G2 register for each of the 37 PRN codes (per Table 2.3) and XORs them.

```

module prn_selector(

    input  [5:0] prn_select,
    input  [9:0] g2_state,

    output reg g2_selected

);

// Table 2.3 - C/A code phase assignment (Parkinson/Spilker style GPS reference)
// g2_state[k] below represents "cell k+1" in the book's 1-indexed cell numbering,
// e.g. cell 2 -> g2_state[1], cell 6 -> g2_state[5], cell 10 -> g2_state[9].

always @(*) begin

    case(prn_select)

        // PRN 1 (G2 taps 2 & 6)
        6'd1: g2_selected = g2_state[1] ^ g2_state[5];
        // PRN 2 (G2 taps 3 & 7)
        6'd2: g2_selected = g2_state[2] ^ g2_state[6];
        // PRN 3 (G2 taps 4 & 8)
        6'd3: g2_selected = g2_state[3] ^ g2_state[7];
        // PRN 4 (G2 taps 5 & 9)
        6'd4: g2_selected = g2_state[4] ^ g2_state[8];
        // PRN 5 (G2 taps 1 & 9)
        6'd5: g2_selected = g2_state[0] ^ g2_state[8];
        // PRN 6 (G2 taps 2 & 10)
        6'd6: g2_selected = g2_state[1] ^ g2_state[9];
        // PRN 7 (G2 taps 1 & 8)
        6'd7: g2_selected = g2_state[0] ^ g2_state[7];
        // PRN 8 (G2 taps 2 & 9)
        6'd8: g2_selected = g2_state[1] ^ g2_state[8];
        // PRN 9 (G2 taps 3 & 10)
        6'd9: g2_selected = g2_state[2] ^ g2_state[9];
        // PRN 10 (G2 taps 2 & 3)
        6'd10: g2_selected = g2_state[1] ^ g2_state[2];
        // PRN 11 (G2 taps 3 & 4)
        6'd11: g2_selected = g2_state[2] ^ g2_state[3];
        // PRN 12 (G2 taps 5 & 6)
        6'd12: g2_selected = g2_state[4] ^ g2_state[5];
        // PRN 13 (G2 taps 6 & 7)
        6'd13: g2_selected = g2_state[5] ^ g2_state[6];
        // PRN 14 (G2 taps 7 & 8)
        6'd14: g2_selected = g2_state[6] ^ g2_state[7];
        // PRN 15 (G2 taps 8 & 9)
        6'd15: g2_selected = g2_state[7] ^ g2_state[8];
        // PRN 16 (G2 taps 9 & 10)
        6'd16: g2_selected = g2_state[8] ^ g2_state[9];
        // PRN 17 (G2 taps 1 & 4)
        6'd17: g2_selected = g2_state[0] ^ g2_state[3];
    endcase
end

```

```

        // PRN 18 (G2 taps 2 & 5)
        6'd18: g2_selected = g2_state[1] ^ g2_state[4];
        // PRN 19 (G2 taps 3 & 6)
        6'd19: g2_selected = g2_state[2] ^ g2_state[5];
        // PRN 20 (G2 taps 4 & 7)
        6'd20: g2_selected = g2_state[3] ^ g2_state[6];
        // PRN 21 (G2 taps 5 & 8)
        6'd21: g2_selected = g2_state[4] ^ g2_state[7];
        // PRN 22 (G2 taps 6 & 9)
        6'd22: g2_selected = g2_state[5] ^ g2_state[8];
        // PRN 23 (G2 taps 1 & 3)
        6'd23: g2_selected = g2_state[0] ^ g2_state[2];
        // PRN 24 (G2 taps 4 & 6)
        6'd24: g2_selected = g2_state[3] ^ g2_state[5];
        // PRN 25 (G2 taps 5 & 7)
        6'd25: g2_selected = g2_state[4] ^ g2_state[6];
        // PRN 26 (G2 taps 6 & 8)
        6'd26: g2_selected = g2_state[5] ^ g2_state[7];
        // PRN 27 (G2 taps 7 & 9)
        6'd27: g2_selected = g2_state[6] ^ g2_state[8];
        // PRN 28 (G2 taps 8 & 10)
        6'd28: g2_selected = g2_state[7] ^ g2_state[9];
        // PRN 29 (G2 taps 1 & 6)
        6'd29: g2_selected = g2_state[0] ^ g2_state[5];
        // PRN 30 (G2 taps 2 & 7)
        6'd30: g2_selected = g2_state[1] ^ g2_state[6];
        // PRN 31 (G2 taps 3 & 8)
        6'd31: g2_selected = g2_state[2] ^ g2_state[7];
        // PRN 32 (G2 taps 4 & 9)
        6'd32: g2_selected = g2_state[3] ^ g2_state[8];
        // PRN 33 (signal 33, G2 taps 5 & 10) - reserved / ground use
        6'd33: g2_selected = g2_state[4] ^ g2_state[9];
        // PRN 34 (signal 34, G2 taps 4 & 10) - reserved / ground use (identical to 37)
        6'd34: g2_selected = g2_state[3] ^ g2_state[9];
        // PRN 35 (signal 35, G2 taps 1 & 7) - reserved / ground use
        6'd35: g2_selected = g2_state[0] ^ g2_state[6];
        // PRN 36 (signal 36, G2 taps 2 & 8) - reserved / ground use
        6'd36: g2_selected = g2_state[1] ^ g2_state[7];
        // PRN 37 (signal 37, G2 taps 4 & 10) - reserved / ground use (identical to 34)
        6'd37: g2_selected = g2_state[3] ^ g2_state[9];

        default: g2_selected = g2_state[1] ^ g2_state[5]; // fall back to PRN1

    endcase

end

endmodule

```

gps_ca_top.v

Purpose: Top-level module; wires G1, G2 and the PRN selector together and XORs G1's output with the selected G2 tap to form the final C/A code chip.

```

module gps_ca_top(

    input clk,
    input reset,
    input [5:0] prn_select,
    output prn_code,
    output [9:0] g1_state,
    output [9:0] g2_state

);
    // Internal Signals

    wire g1_out;

```

```

wire g2_out;
wire g2_selected;

// Instantiate G1
g1_lfsr G1(
    .clk(clk),
    .reset(reset),
    .g1_out(g1_out),
    .g1_state(g1_state)
);
// Instantiate G2
g2_lfsr G2(
    .clk(clk),
    .reset(reset),
    .g2_out(g2_out),
    .g2_state(g2_state)
);
// Instantiate PRN Selector
prn_selector PRN(
    .prn_select(prn_select),
    .g2_state(g2_state),
    .g2_selected(g2_selected)
);

// Generate GPS C/A Chip
assign prn_code = g1_out ^ g2_selected;

endmodule

```

tb_gps_ca_prn1_16.v

Purpose: Self-checking testbench; resets the design, then captures and prints the first 10 chips (binary and octal) for each PRN in sequence for comparison against Table 2.3.

```

`timescale 1ns/1ps
// =====
// Testbench - Internee 1
// Verifies gps_ca_top for PRN 1 through PRN 32
// =====
module tb_gps_ca_prn1_16;

    reg clk;
    reg reset;
    reg [5:0] prn_select;

    wire prn_code;
    wire [9:0] g1_state;
    wire [9:0] g2_state;

    integer i, p;
    reg [9:0] chip_capture; // holds first 10 chips of the current PRN
    reg [9:0] prn5_capture; // saved so later PRNs can be sanity-checked

    // Instantiate DUT
    gps_ca_top DUT (
        .clk(clk),
        .reset(reset),
        .prn_select(prn_select),
        .prn_code(prn_code),
        .g1_state(g1_state),
        .g2_state(g2_state)
    )

```

```

);

// Clock generator
always #5 clk = ~clk;

task run_one_prn;
    input [5:0] code_num;
    integer k;
    begin
        // Restore missing assignment line
        prn_select = code_num;

        // Reset G1/G2 back to all-ones for the code epoch
        reset = 1;
        @(posedge clk);
        @(posedge clk);
        #1; // allow reset state to settle completely
        reset = 0;

        // Optimized Sampling Logic:
        // Read current chip immediately at the current epoch, then advance clock.
        for (k = 9; k >= 0; k = k - 1) begin
            chip_capture[k] = prn_code; // Read current chip first
            @(posedge clk);              // Advance clock for the next state
            #1;                          // Let outputs settle after edge
        end

        $display("PRN%0d : chips = %b (octal %o) g1=%b g2=%b",
            code_num, chip_capture, chip_capture, g1_state, g2_state);
    end
endtask

initial begin
    clk = 0;
    reset = 1;
    prn_select = 6'd1;

    $display("=====");
    $display(" Internee 1 : verifying PRN 1 ..... PRN 32 ");
    $display(" Compare the printed octal value against Table 2.3");
    $display(" (\\"First 10 chips octal\\" column) for each PRN.");
    $display("=====");

    // Wait a small moment before initiating the test loop
    #10;

    for (p = 1; p <= 32; p = p + 1) begin
        run_one_prn(p[5:0]);
    end

    $display("=====");
    $display(" Internee 1 block finished successfully.");
    $display("=====");
    $stop;
end

endmodule

```