Pipelined RISC CPU Project

This project aims to create a staged pipeline processor running a RISC ISA. The processor also handles hazards to provide efficient performance.

A harvard architecture (different code and data memories) is assumed for memory.

The processor is specified using verilog behavioral models.

Instructions' format of the design

Memory Instructions

Instruction	Op-Code	First Operand	Second Operand
LDM R_dst, Imm	10010	R_dst2 R_dst1 R_dst0	17 16 15 14 13 12 11 10
LDD R_src, R_dst	10011	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0
STD R_src, R_dst	10000	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0
PUSH R_dst	10100	R_dst2 R_dst1 R_dst0	xxxxxxx
POP R_dst	10111	R_dst2 R_dst1 R_dst0	xxxxxxx

Branch Instructions

Instruction	Op-Code	First Operand	Second Operand
JZ R_dst	11000	R_dst2 R_dst1 R_dst0	xxxxxxx
JN R_dst	11001	R_dst2 R_dst1 R_dst0	xxxxxxx
JC R_dst	11010	R_dst2 R_dst1 R_dst0	xxxxxxx
JMP R_dst	11011	R_dst2 R_dst1 R_dst0	xxxxxxx

ALU With Immediate

Instruction	Op-Code	First Operand	Second Operand
SHL R_dst	11110	R_dst2 R_dst1 R_dst0	17 16 15 14 13 12 11 10
SHR R_dst	11111	R_dst2 R_dst1 R_dst0	17 16 15 14 13 12 11 10

Port Instructions

Instruction	Op-Code	First Operand	Second Operand
IN R_dst	11100	R_dst2 R_dst1 R_dst0	xxxxxxx
OUT R_dst	11001	R_dst2 R_dst1 R_dst0	xxxxxxx

Special Instructions


Instruction	Op-Code	First Operand	Second Operand
NOP	00000	xxxxxxx	xxxxxxx
SETC	00111	xxxxxxx	XXXXXXX
CLRC	00110	xxxxxxx	XXXXXXX
CALL R_dst	00101	R_dst2 R_dst1 R_dst0	XXXXXXX
RET	00010	xxxxxxx	XXXXXXX
RTI	00011	xxxxxxx	XXXXXXX

ALU

Instruction	Op-Code	First Operand	Second Operand
NOT R_dst	01001	R_dst2 R_dst1 R_dst0	xxxxxxx
ADD R_src, R_dst	01010	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0
SUB R_src, R_dst	01011	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0
AND R_src, R_dst	01100	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0
OR R_src, R_dst	01101	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0
INC R_dst	01110	R_dst2 R_dst1 R_dst0	xxxxxxx
DEC R_dst	01111	R_dst2 R_dst1 R_dst0	xxxxxxx
MOV R_src, R_dst	01000	R_dst2 R_dst1 R_dst0	R_src2 R_src1 R_src0

Schematic diagram of the processor with data flow details

Pipelined Processor



Types of Hazards

- Data-Hazards: Eliminated by alu/memory to aly/memory forwarding.
 We don't have load use case since we are using only 4-stage processor.
- 2. Control-Hazards: Using static branch prediction to fix this type of hazard

Contributors

- Karim Mahmoud
- Mohamed Abdulhady
- Mohamed Kotb
- Mohamed Kamal