## Pipelined RISC CPU Project

This project aims to create a staged pipeline processor running a RISC ISA. The processor also handles hazards to provide efficient performance.

A harvard architecture (different code and data memories) is assumed for memory.

The processor is specified using verilog behavioral models.

## Instructions' format of the design

### Memory Instructions

Instruction	Op-Code	First Operand	Second Operand
LDM R_dst, Imm	10010	$R_dst2 R_dst1 R_dst0$	I7 I6 I5 I4 I3 I2 I1 I0
LDD R $\_$ src, R $\_$ dst	10011	$R_{dst2} R_{dst1} R_{dst0}$	$R_{src2} R_{src1} R_{src0}$
STD R $\_$ src, R $\_$ dst	10000	$R_{dst2} R_{dst1} R_{dst0}$	$R_{src2} R_{src1} R_{src0}$
$PUSH R_{dst}$	10100	$R_{dst2} R_{dst1} R_{dst0}$	xxxxxxxx
$POP R_{dst}$	10111	$R\_dst2\ R\_dst1\ R\_dst0$	xxxxxxx

#### **Branch Instructions**

Instruction	Op-Code	First Operand	Second Operand
JZ R_dst	11000	$R_{dst2} R_{dst1} R_{dst0}$	XXXXXXXX
$JN R_dst$	11001	$R_{dst2} R_{dst1} R_{dst0}$	XXXXXXXX
$JC R\_dst$	11010	$R_{dst2} R_{dst1} R_{dst0}$	XXXXXXXX
$\rm JMP~R\_dst$	11011	$R\_dst2\ R\_dst1\ R\_dst0$	xxxxxxx

### **ALU With Immediate**

Instruction	Op-Code	First Operand	Second Operand
SHL R_dst	11110	R_dst2 R_dst1 R_dst0	I7 I6 I5 I4 I3 I2 I1 I0
SHR R_dst	11111	R_dst2 R_dst1 R_dst0	I7 I6 I5 I4 I3 I2 I1 I0

### **Port Instructions**

Instruction	Op-Code	First Operand	Second Operand
IN R_dst	11100	R_dst2 R_dst1 R_dst0	xxxxxxxx
OUT R_dst	11001	R_dst2 R_dst1 R_dst0	

### Special Instructions

Instruction	Op-Code	First Operand	Second Operand
NOP	00000	xxxxxxxx	xxxxxxx
SETC	00111	xxxxxxxx	XXXXXXXX
CLRC	00110	xxxxxxxx	XXXXXXXX
$CALL R\_dst$	00101	$R_{dst2} R_{dst1} R_{dst0}$	XXXXXXXX
RET	00010	xxxxxxxx	XXXXXXX

Instruction	Op-Code	First Operand	Second Operand
RTI	00011	xxxxxxxx	xxxxxxxx

### $\mathbf{ALU}$

Instruction	Op-Code	First Operand	Second Operand
NOT R_dst	01001	$R_{dst2} R_{dst1} R_{dst0}$	xxxxxxxx
ADD $R_src$ , $R_dst$	01010	$R_{dst2} R_{dst1} R_{dst0}$	$R_{src2} R_{src1} R_{src0}$
SUB $R_{src}$ , $R_{dst}$	01011	$R_{dst2} R_{dst1} R_{dst0}$	$R_{src2} R_{src1} R_{src0}$
AND $R_{src}$ , $R_{dst}$	01100	$R_{dst2} R_{dst1} R_{dst0}$	$R_{src2} R_{src1} R_{src0}$
$OR R\_src, R\_dst$	01101	$R_{dst2} R_{dst1} R_{dst0}$	$R_{src2} R_{src1} R_{src0}$
$INC R\_dst$	01110	$R_{dst2} R_{dst1} R_{dst0}$	xxxxxxxx
$DEC R\_dst$	01111	$R_{dst2} R_{dst1} R_{dst0}$	xxxxxxxx
$MOV\ R\_src,\ R\_dst$	01000	$R\_dst2\ R\_dst1\ R\_dst0$	$R\_src2$ $R\_src1$ $R\_src0$

# Schematic diagram of the processor

## **Pipelined Processor**




Figure 1: Design

# Buffers

• 16-bit Fetch/Decode:

- [15:0] Instruction
- 62-bit Decode/Execute-Memory:
  - input\_port
  - output\_port
  - mov
  - write back
  - inc dec
  - change\_carry
  - carry\_value
  - mem\_read
  - mem write
  - stack\_operation
  - stack function

  - branch\_operation
  - imm
  - pop\_pc
  - push pc
  - branch\_flags
  - [1:0] wb\_selector
  - [2:0] alu\_function
  - [2:0] branch\_selector
  - [15:0] data1
  - [15:0] data2
  - [2:0] rd
  - [2:0] rs
- 70-bit Execute-Memory/WriteBack:
  - write back
  - [1:0] wb selector
  - [2:0] write addr
  - [15:0] ex\_result
  - [15:0] memory data
  - [15:0] immediate
  - [15:0] port

## Types of Hazards

1. Data-Hazards: Eliminated by Alu/Memory to Alu/Memory forwarding depending on the type of instruction.

Note: We don't have load use case since we are using only 4-stage processor. Both Alu/Memory Forwarding is from the result of the WriteBack mux.

- 2. Control-Hazards:
  - 1. LDM: 2-memory locations instruction hence we need to fetch 2-times since DataBus is limited to 16-bit only. The second 16-bit fetched are data bits not instruction bits thus we must flush the Decode/Execute-Memory buffer in order to avoid executing the instructions' data bits.
  - 2. Call/Interrupt: Needs 2-cycles to push the 32-bit PC and the 3-bit flags.
  - 3. RTI/RET: Needs 2-cycles to fetch the 32-bit PC and the 3-bit flags from memory.

Note: PC is larger than memory address space so we use the most significant 3-bit to store the flags while push/pop.

4. JZ/JN/JC/JMP: Static branch prediction with not taken. Value is ready in decode stage while the result is ready in execute stage.

## Control Unit Design

wb selector

- 00: pass execute
- 01: pass port
- 10: pass immediate
- 11: pass memory

**Rtype**: b15 = 0, **Itype**: b15 = 1, **Special**: b14 = 0

### Rtype

ALU: b14 = 1

Function: b13-b11

For the following commands (b13-b11):

Not: 001 Add: 010 Sub: 011 And: 100 Or: 101

Control Signals:

- alu function
  - $alu_b13 = \sim (inc/dec) \& b13$
  - (~b15 & b14) & alu\_b13
  - (~b15 & b14) & b12
  - (~b15 & b14) & b11

Note: 000 is already no operation on alu. So there will be no issues when b13-b11 = 000

- write\_back: always 1
- wb\_selector: 00

Also for the commands Inc: 110 Dec: 111 there are extra control signals:

• inc\_dec: b13 & b12

### Special

Special Command Mov: 000 with extra control signals: mov

For the following commands (b13-b11):

NOP: 000SETC: 111CLRC: 110

Control Signals:

- Change\_carry: b13 & b12
- carry\_val: b11
- Call: 101

```
- mem write = 1
       - push_pc = 1
       - stack function = 1
       - stack_operation = 1
       - branch_flags = interrupt
  • Ret: 010
       - \text{ mem\_read} = 1
       - pop\_pc = 1
       - stack_function = 1
       - stack operation = 1
  • Rti: 011
       - mem read = 1
       - pop\_pc = 1
       - stack_function = 1
       - stack operation = 1
       - branch flags = 1
Itype
For the following commands:
  • Mem(b14-b13 = 00):
       - LDM(b12-b11 = 10): Imm, write back, wb selector: 10
       - LDD(b12-b11 = 11): MemRead, write back, wb selector: 11
       - STD(b12-b11 = 00): MemWrite
  • Stack(b14-b13 = 01):
       - POP(b12-b11 = 11): MemRead, write back, wb selector: 11, stack operation, stack function
       - PUSH(b12-b11 = 00): MemWrite, stack operation, stack function = 1
  • Branch(b14-b13 = 10):
       - JZ(b12-b11 = 00)
       - JN(b12-b11 = 01)
       - JC(b12-b11 = 10)
       - \text{ JMP}(b12-b11 = 11)
         All turn on the signal branch_operation, branch_selector = { b12, b11 }
  • Port(b14-b12 = 110):
       - IN(b11 = 0): write back, wb selector: 01
       - OUT(b11=1): output port
  • Alu(b14-b12 = 111):
       - SHL(b11=0)
       - SHR(b11=1)
         All turn on: write_back, wb_selector: 00, imm, alu_function: {11, b11}
```

## Contributors

- Karim Mahmoud
- Mohamed Abdulhady
- $\bullet \ \ {\rm Mohamed} \ {\rm Kotb}$
- Mohamed Kamal