Contents

1	Introduction				
2	Objectives	3			
3	Design 3.1 Instruction Set 3.1.1 Data Transfer Group 3.1.2 Machine Control Group 3.1.3 Arithmetic Group 3.1.4 Branching Group 3.1.5 Logical Group 3.1.2 Timing and State Transition	3 4 4 5 5 6 7			
4 5	Architecture 4.1 Control Unit (CU) 4.2 Arithmetic Logic Unit (ALU) 4.3 Registers 4.4 Program Counter (PC) Adder 4.5 Multiplexer 1 (MUX1) 4.6 Multiplexer 2 (MUX2) 4.7 Program Memory (PMem) 4.8 Data Memory (DMem) Implementation using Verilog 5.1 Control Unit (CU)	10 10 11 11			
6	5.2 Arithmetic Logic Unit (ALU)	16 16 16 17			
	6.1 Sample Test 1	22			
7	Motivation	26			
8	References	26			
9	Project Files	26			

1 Introduction

The proposed microcontroller design takes into consideration a very simple instruction set. It is non-pipelined (i.e., processes like decoding, fetching, execution and writing memory are merged into a single unit or a single step), and based on Harvard architecture type memory (i.e., separate memories for program and data instructions). The complexity of the instruction sets is reduced when we design on the concept of RISC (Reduced Instruction Set Computer). These techniques help in reducing the amount of space, cycle time, cost and other parameters which are considered for design implementation.

2 Objectives

- This project aims to design the microcontroller based on RISC architecture using Verilog.
- Design of Arithmetic Logic Unit, Control Unit, Registers, Program memory, MUX, Data memory, and Program Counter adder which are to be included in the microcontroller.
- Implementation of different instructions, and verification by simulation.

3 Design

3.1 Instruction Set

On the basis of their function, the instructions can be classified as follows

- **Data Transfer Group**: This group of instructions copies data from a location called source to another location called a destination without modifying the content of source.
- **Arithmetic Group**: The arithmetic instructions add, subtract, increment, or decrement data in registers or memory.
- Logical Group: This group performs logical (Boolean) operations on data in registers, memory and on condition flags. The logical AND, OR, and Exclusive OR instructions enable us to set specific bits in the accumulator ON or OFF.
- **Branching Group**: The instructions which allow user to change the control of flow of program execution are called branching instructions.
- Machine Control Group: This type of instruction alters the different types of operations executed in the processor.

On the basis of *encoding*, the instructions can be classified as follows

• **Type-M instructions**: One operand is from a Data Memory location and the other operand is Accumulator, the result from the arithmetic or logical operation can be stored into the corresponding Data Memory location, or the Accumulator.

- **Type-I instructions**: One operand is the immediate number encoded in the instruction and the other operand is Accumulator, the result from the operation is stored into the Accumulator.
- **Type-S instructions**: These are special instructions which do not require any operand. (for example, No Operation (NOP))

The following sections discuss the various instructions implemented in the proposed microcontroller design. Some of the notations used are as follows

- (a) "aaaa" denotes the address of Data Memory (4-bit).
- (b) "d" denotes the destination of ALU output for type-M instructions. If d = 0, then the result is written to the memory location of the operand. Else, the result is written to the Accumulator.
- (c) "xxxx xxxx" denotes the immediate number which is used for ALU and branching instructions

3.1.1 Data Transfer Group

Instruction	Encoding	Function	Flags Affected	
	0010_0010_aaaa	Move the value of		
MOVAM		the accumulator to		
IVIOVAIVI		a memory entry.		None
		DMem[aaaa] = Acc		
		Move the value of		
MOVMA	0011_0011_aaaa	memory entry to	None	
IVIOVIVIA		the accumulator.		
		Acc = DMem[aaaa]		
		Move Immediate number		
MOVIA	1011 xxxx xxxx	to accumulator	None	
		Acc = xxxxxxxx		
	RSV 1010 xxxx xxxx	Move the value of		
PS\/		accumulator to accumulator.	None	
1.3 V		(reserved, do nothing)		
		Acc = Acc		

3.1.2 Machine Control Group

Instruction	Instruction Encoding		Flags Affected
NOP	0000_0000_0000	No operation	None

3.1.3 Arithmetic Group

Instruction	Encoding	Function	Flags Affected
ADD	001d_0000_aaaa	Add a memory entry with the accumulator. For d=1, Acc = Acc + DMem[aaaa]	Z, C, S, O
SUBAM	001d_0001_aaaa	Subtract an accumulator with a memory entry. For d=1, Acc = Acc - DMem[aaaa]	Z, C, S, O
SUBMA	001d_0111_aaaa	Subtract a memory entry by accumulator. For d=1, Acc = DMem[aaaa] - Acc	Z, C, S, O
INCM	Increment a memory entry DMem[aaaa] = DMem[aaaa] + 1		Z, C, S, O
DECM	0010_1001_aaaa	Decrement a memory entry DMem[aaaa] - 1	Z, C, S, O
ADDI	1000 xxxx xxxx	Add accumulator with immediate number Acc = Acc + xxxxxxxx	Z, C, S, O
SUBAI	1001 xxxx xxxx	Subtract immediate number from accumulator Acc = Acc - xxxxxxxx	Z, C, S, O
SUBIA	1111 xxxx xxxx	Subtract accumulator from immediate number Acc = xxxxxxxx - Acc	Z, C, S, O

3.1.4 Branching Group

Instruction	Encoding	Function	Flags Affected
GOTO	GOTO 0001 xxxx_xxxx Unconditional branch		None
JZ	0100 xxxx_xxxx	Jump to the instruction indexed by the immediate number, if Z flag is 1	
		Jump to the instruction indexed by the immediate number, if C flag is 1	None
JS	0110 xxxx xxxx	Jump to the instruction indexed by the immediate number, if S flag is 1	None
JO	0111 xxxx_xxxx	Jump to the instruction indexed by the immediate number, if O flag is 1	None

3.1.5 Logical Group

Instruction	Encoding	Function	Flags Affected
ANDM	Bitwise AND a memory entry 001d_0100_aaaa with accumulator. For d=0, DMem[aaaa] = Dmem[aaaa] AND Acc		Z
ANDI	1100 xxxx xxxx	Bitwise AND accumulator with immediate number Acc = Acc AND xxxxxxxx	Z
ORM	001d_0101_aaaa	Bitwise OR a memory entry with accumulator. For d=0, DMem[aaaa] = Dmem[aaaa] OR Acc	Z
ORI	1101 xxxx xxxx	Bitwise OR accumulator with immediate number Acc = Acc AND xxxxxxxx	Z
XORM	001d_0110_aaaa	Bitwise XOR a memory entry with accumulator. For d=0, DMem[aaaa] = Dmem[aaaa] XOR Acc	Z
XORI	1110 xxxx xxxx	Bitwise XOR accumulator with immediate number Acc = Acc XOR xxxxxxxx	Z
SLL	0010_1100_aaaa	Shift a memory entry left, by the number of bits specified by accumulator	Z, C
SRL	0010_1101_aaaa	Shift a memory entry right, logical (fill 0), by the number of bits specified by accumulator	Z, C
SRA	SRA 0010_1110_aaaaa Shift a memo arithmetic (fill by the number o by accur		Z, C, S
TWOCOMP 0010_1111_aaaa memory entr		Take 2's complement of a memory entry, i.e. 0 subtracted by the memory entry DMem[aaaa] = -DMem[aaaa]	Z, C, S, O
CIRCSL	CIRCSL 0010_1010_aaaa Circulative shift left a n entry, by the number specified by accumu		None
CIRCSR	CIRCSR 0010_1011_aaaa entry, by the nu specified by ac		None

3.2 Timing and State Transition




Figure 1: Timing and State Transition

There are 30 instructions in total. Each instruction is 12 bits and needs 3 clock cycles to finish, i.e. FETCH stage, DECODE stage, and EXECUTE stage. Note that it is not pipelined. Together with the initial LOAD state, it can be considered as an FSM of 3 states (technically 4 states). These states are

- 1. LOAD (initial state): The program is loaded to the Program Memory. This takes one clock cycle per instruction. After loading is done, then the content of the Program Counter, Instruction Register, Data Register, Status Register, and Accumulator is cleared.
- FETCH (first clock cycle): The current instruction is fetched from the Program Memory. IR = PMem[PC].
- 3. DECODE (second clock cycle): The instruction is decoded to generate the Control Logic and read Data Memory for the operand. DR = DMem[IR[3:0]].
- 4. EXECUTE (third clock cycle): The instruction is executed, as per the following conditions
 - (a) Non-branch instruction: PC = PC + 1
 - (b) Branch instruction: if branch is taken, then PC = IR[7:0], else PC = PC + 1
 - (c) ALU instruction: if destination is Accumulator, Acc = ALU Out, else if the destination is Data Memory, DMem[IR[3:0]] = ALU Out
 - (d) ALU instruction: SR = ALU Status

SR: Status Register, PC: Program Counter, IR: Instruction Register, Acc: Accumulator.

4 Architecture




Figure 2: Architecture of the Microcontroller

4.1 Control Unit (CU)

The control signal is determined from the present instruction and present stage. The control logic part consists of only combinational logic components. The 12 control signals provide for the enable signals of PC, Acc, SR, IR, DR, PMem, DMem, ALU, and selection signals for ALU Mode, MUX1 and MUX2. The method to select some of these is listed below.

- In the execution stage
 - (a) Branching instructions: Mux1 Sel = SR[IR[9:8]]
 - (b) ALU type-I instructions: ALU Mode = {0, IR[10:8]}.
- PMem_LE is 1 only in Load state else 0.
- The type and category of instruction can be identified by the first four bits (IR[11:8]).

4.2 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) does the computation for the current instruction. The ALU consists of only combinational logic components. The various ALU ports are listed below.

1. ALU E (input, 1-bit, ALU enable port): this port is connected to the Control Logic.

- ALU <u>Oper1</u> (input, 8-bit, ALU operand 1 port): this port is connected to the Accumulator (Acc).
- 3. ALU Oper2 (input, 8-bit, ALU operand 2 port): this port is connected to MUX2 Out.
- 4. ALU Mode (input, 4-bit, ALU mode port): this port is connected to the Control Logic.
- 5. **CFlags** (input, 4-bit, Current flags port): this port is connected to the Status Register (SR).
- 6. **Flags** (output, 4-bit, ALU flags port): it contains the Zero (Z), Carry (C), Sign (S), Overflow (O) bits, from MSB to LSB, which are connected to the Status Register (SR updated).
- 7. **ALU Out** (output, 8-bit, ALU output port): connected to the data input port of Data Memory (DI).

4.3 Registers

This microcontroller design has three programmer visible registers. These are as follows

- 1. **Acc** (8-bit reg, Accumulator): This register holds the result as well as 1 operand of either the arithmetic or the logic calculation.
- 2. **PC** (8-bit reg, Program Counter): This register stores the index of the instruction which is currently executing.
- 3. **SR** (4-bit reg, Status Register): This register holds 4 status bits, i.e. Z, C, S, O. Status registers are updated according to operations of the ALU and the accumulator.
 - (a) SR[3] (zero flag, Z): it is equal to 1 if the result is zero, otherwise 0.
 - (b) SR[2] (carry flag, C): it is equal to 1 if carry is generated, otherwise 0.
 - (c) SR[1] (sign flag, S): it is equal to 1 if the result is negative (in 2's complement form), otherwise 0.
 - (d) SR[0] (overflow flag, O): it is equal to 1 if the result generates overflow, otherwise 0.

The microcontroller also has two programmer invisible registers (i.e. the programmer cannot manipulate them). They are

- 1. **DR** (8-bit reg, Data Register): This register stores the operand which is read from the data memory.
- 2. **IR** (12-bit reg, Instruction Register): This register stores the instruction which is currently executing.

Each one of these registers has an enable port, to specify if the value of the register should be updated in the state transition or not. They are denoted by Acc E, PC E, SR E, DR E, and IR E.

4.4 Program Counter (PC) Adder

PC Adder is used to increment the Program Counter (PC) by 1, i.e. move over to the next instruction. The Adder consists of only combinational logic components. The various ports are listed below.

- 1. **Adder In** (input, 8-bit, Adder input port): This port is connected to the Program Counter (PC).
- 2. **Adder Out** (output, 8-bit, Adder output port): This port is connected to the second input port of MUX1 (MUX1_In2).

4.5 Multiplexer 1 (MUX1)

MUX1 is used to select the source for which would update the Program Counter (PC). If the current instruction is not a branch or the branch is not taken, then PC is incremented by 1, else PC is set to the jumping location, IR [7:0]. The various ports are listed below.

- 1. **MUX1 S_el** (input, 1-bit, MUX1 selection port): this port is connected to the Control Logic.
- 2. **MUX** In1 (input, 8-bit, MUX1 input 1 port): this port is connected to a part of the Instruction Register (IR [7:0]).
- 3. **MUX In2** (input, 8-bit, MUX1 input 2 port): this port is connected to the output of PC Adder (Adder_Out).
- 4. **MUX1** Out (output, 8-bit, MUX1 output port): this port is connected to the Program Counter (PC).

4.6 Multiplexer 2 (MUX2)

MUX2 is used to select the source from which operand 2 of ALU (ALU_Oper2) comes from. If the current executing instruction is of type M, then operand 2 is equal to the Data Register (DR), else if the currently executing instruction is of type I, then operand 2 is equal to a part of Instruction Register (IR [7:0]). The various ports are listed below.

- 1. MUX2 S_el (input, 1-bit, MUX2 selection port): this port is connected to the Control Logic.
- 2. **MUX2** In1 (input, 8-bit, MUX2 input 1 port): this port is connected to a part of the Instruction Register (IR [7:0]).
- 3. **MUX2** In2 (input, 8-bit, MUX2 input 2 port): this port is connected to the Data Register (DR).
- 4. **MUX2** Out (output, 8-bit, MUX2 output port): this port is connected to operand 2 of the ALU (ALU Oper2).

4.7 Program Memory (PMem)

This microcontroller design has a Program Memory (PMem) with 256 memory locations which are used to store the program instructions. Each location is 12 bits wide. The input/output ports of the Program memory are listed below.

- 1. **PMem** <u>E</u> (input, 1-bit, Enable port): If it is 1, then the instruction stored in the memory location indexed by the address port will be readout. If it's 0 then nothing is readout.
- 2. **PMem Addr** (input, 8-bit, Address port): It specifies the address of the memory location to be readout. It is connected to the Program Counter (PC).
- 3. **PMem** <u>I</u> (output, 12-bit, Instruction port): The instruction from the location specified by the address port is taken out here. It is connected to the Instruction Register (IR).

There are 3 special ports that are used to load the program (instruction sets) to the program memory in the initial stage of LOADing. They are not used for executing instructions.

- 1. **PMem LE** (input, 1-bit, Load enable port): if it is 1, then the value of the load instruction input port (load instr) will be stored in the entry corresponding to the address port, else the entry corresponding to the address port will be read out on the Instruction Port (IR updated).
- 2. **PMem LA** (input, 8-bit, Load address port): Specifies the address of the program memory to be loaded with the instruction.
- 3. **PMem LI** (input, 12-bit, Load instruction port): Specifies the instruction to be loaded in the program memory in the address specified by the load address port (load addr).

4.8 Data Memory (DMem)

This microcontroller design has a Data Memory (DMem) with 16 memory locations. Each location is 8 bits wide. The various ports for the Data Memory are listed below.

- 1. **DMem Addr** (input, 4-bit, Address port): Specifies the address of the data memory element to be readout. It is connected to IR[3:0].
- 2. **DMem** $\underline{\mathbf{E}}$ (input, 1-bit, Enable port): Only if it is 1, then the entry corresponding to the address port will be read out or written in the Data Memory (DR updated).
- 3. **DMem** <u>W</u>E (input, 1-bit, Write enable port): If it is 1, then the data specified in the data input port is written on to the address corresponding to the address port. Else, the data output port will provide the output from the data memory location corresponding to the address port, whilst ignoring the data in the data input port (DI).
- 4. **DMem** <u>D</u>I (input, 8-bit, Data input port): It provides the data to be written in the address provided in the address port when the writing operation is enabled. This port is connected to the ALU Out port.
- 5. **DMem <u>D</u>O** (output, 8-bit, Data output port): The data from the address provided by the address port is read out in this port. this port is connected to MUX2 In1.

5 Implementation using Verilog

5.1 Control Unit (CU)

```
1 module ControlUnit
2
      (
           input [1:0] stage,
                                           // Load or Fetch or Decode or Execute
3
                                           // Instruction Register
           input [11:0] IR,
           input [3:0] SR,
                                           // Status Register
           output reg PC E, Acc E, SR E, IR E, DR E, PMem E,
                                                                      // Enable signals
6
           output reg PMem_LE, DMem_E, DMem_WE, ALU_E, MUX1_Sel, MUX2_Sel,
           output reg [3:0] ALU Mode // ALU Output Mode
      );
9
10
parameter LOAD = 2'b00, FETCH = 2'b01, DECODE = 2'b10, EXECUTE = 2'b11;
13 always @ (*)
14 begin
      // Set all enable signals initially to "zero"
      PMem LE = 0;
16
      PC_E = 0;
17
      Acc_E = 0;
18
      SR E = 0;
19
      IR E = 0;
20
      DR E = 0;
21
      PMem E = 0;
22
      DMem E = 0;
      DMem WE = 0;
24
      ALU_E = 0;
25
      ALU_Mode = 4'd0;
26
      MUX1_Sel = 0;
27
      MUX2_Sel = 0;
28
29
      // Load instructions
30
31
      if(stage == LOAD )
           begin
32
                PMem_LE = 1;
33
                PMem_E = 1;
34
           end
35
36
      // Fetch instructions
37
      else if(stage == FETCH )
           begin
39
                IR E = 1;
40
                PMem_E = 1;
41
           end
42
43
      // Decode instructions
44
      else if(stage == DECODE )
45
      begin
46
           // If IR MSB bits are '001' then enable data registers and data
47
      memory
           if( IR[11:9] == 3'b001)
48
                begin
49
                    DR_E = 1;
50
```

```
DMem E = 1;
51
                  end
52
53
             else
                  begin
55
                       DR_E = 0;
56
                       DMem E = 0;
58
                  end
        end
59
60
        // Execute instructions
61
        else if(stage == EXECUTE )
62
        begin
63
                                     // for ALU type-I instructions
             if( IR [11]==1)
                  begin
65
                       PC_E = 1;
66
                       Acc_E = 1;
67
                       SR_E = 1;
                       ALU E = 1;
69
                       ALU_Mode = IR[10:8];
70
                       MUX1_Sel = 1;
                       MUX 2_Sel = 0;
                  end
73
74
             else if(IR[10]==1) // for JZ, JC, JS, JO
75
                  begin
                       PC E = 1;
                       MUX1_Sel = SR[IR[9:8]];
78
                  end
             else
                   if( IR [9]==1)
                                     // for type-M instructions
81
                  begin
82
                       PC_E = 1;
83
                       Acc E = IR[8];
                       SR E = 1;
85
                       DMem_E = !IR[8];
86
                       DMem_WE = !IR[8];
                       ALU_E = 1;
88
                       ALU_Mode = IR[7:4];
89
                       MUX1_Sel = 1;
90
91
                       MUX2_Sel = 1;
                  end
92
93
                   if(IR[8]==0)
                                    // for No Operation (NOP)
             else
94
                  begin
                       PC E = 1;
96
                       MUX1_Sel = 1;
97
                  end
98
99
             else
                                     // for GOTO
100
                  begin
101
                       PC_E = 1;
102
                       MUX1_Sel = 0;
103
                  end
104
        end
105
```

5.2 Arithmetic Logic Unit (ALU)

```
1 module ALU (
               input [7:0] Operand1, Operand2,
3
               input E,
               input [3:0] Mode,
               input [3:0] CFlags,
               output [7:0] Out,
               output [3:0] Flags
               /* 4 Flag bits are Z (zero),
8
9
                   C (carry), S (sign), O (overflow)
                   in order from MSB to LSB */
10
              );
11
  wire Z, S, O;
13
  reg CarryOut;
14
  reg [7:0] Out_ALU;
15
16
17
  always @(*)
  begin
18
      case (Mode)
19
           // Addition Mode
20
           4'b0000: {CarryOut, Out_ALU} = Operand1 + Or
22
           // Subtraction Mode
           4'b0001: begin
24
25
                        Out_ALU = Operand1 - Operand2;
                        CarryOut = !Out_ALU[7];
26
                     end
27
28
           // Move value of accumulator to a memory
           4'b0010: Out_ALU = Operand1;
30
31
           /* Move value of memory entry to accumulato
32
              and moving immediate number to accumulat
33
           4'b0011: Out_ALU = Operand2;
34
35
           /* Logic Gate Operations between memory ent
                                                               and accumulator
36
              (bitwise operations) */
37
           4'b0100: Out_ALU = Operand 1 & Operand 2;
                                                            // AND Gate
38
            4'b0101 : Out_ALU = Operand 1 | Operand 2;
                                                            // OR Gate
39
40
            4'b0110: Out_ALU = Operand 1 ^ Operand 2;
                                                            // XOR Gate
41
           // Subtract Memory entry by accumulator
42
           4'b0111: beg in
43
                        Out_ALU = Operand 2 - Operand 1;
45
                        CarryOut = !Out_ALU [7];
46
                     end
47
```

```
// Increment Memory entry by 1
48
           4'b1000: {CarryOut, Out_ALU} = Operand2 + 8'h1;
49
50
           // Decrement Memory entry by 1
51
           4'b1001: begin
52
                        Out ALU = Operand2 - 8'h1;
53
                        CarryOut = !Out ALU[7];
55
56
           // Left Shift (Circular)
57
           4'b1010: Out ALU = (Operand2 << Operand1[2:0]) | (Operand2 >>
58
     Operand 1 [2:0]);
59
           // Right Shift (Circular)
60
61
           4'b1011: Out_ALU = (Operand2 >> Operand1[2:0]) | (Operand2 <<
     Operand 1 [2:0]);
62
           // Logical Left Shift
63
           4'b1100: Out ALU = Operand2 << Operand1[2:0];
65
           // Logical Right Shift
66
           4'b1101: Out_ALU = Operand2 >> Operand1[2:0];
68
           // Arithmetic Shift
69
           4'b1110: Out_ALU = Operand2 >>> Operand1[2:0];
70
71
           // 2's complement generation
           4'b1111: begin
73
                        Out_ALU = 8'h0 - Operand2;
                        CarryOut = !Out_ALU[7];
76
                    end
77
           default: Out_ALU = Operand2;
78
      endcase
79
80
  end
81
  // Assigning Flags
  assign 0 = Out_ALU[7] ^ Out_ALU[6];
  assign Z = (Out_ALU == 0) ? 1'b1 : 1'b0;
84
  assign S = Out_ALU[7];
85
86
  assign Flags = {Z, CarryOut, S, O};
88
  assign Out = Out_ALU;
89
90
91 endmodule
```

5.3 Program Counter (PC) Adder

```
module Adder(In, Out);

input [7:0] In;
output [7:0] Out;

assign Out = In + 1;

endmodule
```

5.4 Multiplexer (MUX)

```
module MUX(In1, In2, Sel, Out);

input [7:0] In1, In2;
input Sel;
output [7:0] Out;

assign Out = (Sel == 1) ? In1 : In2;
// if Sel = 1, then Out = In1, else Out = In2

endmodule
```

5.5 Program Memory (PMem)

```
1 module PMem(
                                    // Clock
              input clk,
                                    // Enable Port
              input E,
                                    // Address Port
              input [7:0] Addr,
              output [11:0] I,
                                    // Instruction Port
              // 3 special ports are used to load program to the memory
              input LE,
                                   // Load Enable Port
                                   // Load Address Port
              input [7:0] LA,
8
              input [11:0] LI
                                   // Load
                                            Instruction Port
9
10
11
  reg [11:0] Prog_Mem [255:0];
12
13
14 always @(posedge clk)
15 begin
      // Load Enable = high => copy instructions into Program Memory Register
16
      if( LE == 1)
17
          Prog_Mem[LA] <= LI;
18
19
  end
20
21 // Enable = high => porgram memory address is stored in instruction port,
     else store "zero"
22 assign I = (E == 1) ? Prog_Mem[Addr] : 0;
23
24 endmodule
```

5.6 Data Memory (DMem)

```
module DMem (clk, E, WE, Addr, DI, DO);
      input clk;
                                         // Clock
      input E:
                                         // Enable Port
                                         // Write Enable
      input WE;
      input [3:0] Addr;
                                         // Address Port
      input [7:0] DI;
                                         // Data In
                                         // Data Out
      output [7:0] DO;
8
      reg [7:0] data_mem [15:0];
9
10
      always@(posedge clk) begin
11
          // Enable port = Write Enable = high => accept data as input
12
          if((E == 1) \&\& (WE == 1))
13
               data_mem[Addr] <= DI;
14
15
      end
16
      // Enable port = high => make data available to output, else data out =
17
     zero
      assign DO = (E ==1)? data_mem[Addr]:0;
18
19
20 endmodule
```

5.7 Microcontroller Master Module

```
`include "ControlUnit.v"
                               // Control Unit
   include "ALU.v"
                               // Arithmetic Logic Unit
   include "Adder.v"
                               // PC Adder
   include "MUX.v"
                               // Multiplexer
   include "PMem.v"
                               // Program Memory (256 x 12 bits)
                               // Data Memory (16 x 8 bits)
   include "DMem.v"
  module MicroController(clk, rst);
8
      input clk, rst;
9
      parameter LOAD = 2'b00, FETCH = 2'b01, DECODE = 2'b10, EXECUTE = 2'b11;
10
      reg [1:0] current state, next state;
11
      reg [11:0] instr_set [25:0];
12
      reg load_done;
13
      reg [7:0] load_addr;
      wire [11:0] load_instr;
15
      reg [7:0] PC, DR, Acc; // Program Counter, Data Register, Accumulator
16
17
      reg [11:0] IR;
                               // Instruction Register
      reg [3:0] SR;
                               // Status Register
18
      wire PC_E, Acc_E, SR_E, DR_E, IR_E;
                                                         // Enable signals
19
      reg PC_clr, Acc_clr, SR_clr, DR_clr, IR_clr;
                                                        // Clear signals
20
      wire [7:0] PC_updated, DR_updated;
21
      wire [11:0] IR_updated;
      wire [3:0] SR_updated;
23
      wire PMem_E, DMem_E, DMem_WE, ALU_E, PMem_LE, MUX1_Sel, MUX2_Sel;
24
      wire [3:0] ALU_Mode;
                               // ALU Output Mode
25
      wire [7:0] Adder_Out;
26
      wire [7:0] ALU_Out, ALU_Oper2;
27
```


```
28
       // Load instructions into Program Memory
29
       initial
                begin
30
            $readmemb ("instr_set. dat", instr_set, 0, 25);
31
       end
32
33
       // Control logic
34
       ControlUnit Control_Unit (.stage (current_state),
35
                                       . IR( IR),
                                                                 // Instruction Register
36
                                       . SR( SR),
                                                                 // Status Register
37
                                       .PC E(PC E),
                                                                 // PC Enable
38
                                                                 // Accumulator Enable
                                       .Acc E (Acc E),
39
                                       . SR_E ( SR_E ),
                                                                 // SR Enable
40
                                                                 // IR Enable
                                       .IR E(IR E),
                                                                 // DR Enable
                                       . DR E ( DR E ),
42
                                       .PMem_E (PMem_E),
                                                                 // PMem Enable
43
                                       .DMem_E (DMem_E),
                                                                 // DMem Enable
44
                                                                // DMem Write Enable
                                       . DMem_WE ( DMem_WE ),
45
                                       .ALU E (ALU E),
                                                                 // ALU Enable
46
                                       .MUX1_Sel( MUX1_Sel), // MUX1 Selection line
47
                                       .MUX2_Sel( MUX2_Sel), // MUX2 Selection line
48
                                                                // PMem Load Enable
                                       .PMem_LE (PMem_LE ),
                                       .ALU Mode (ALU Mode ));// ALU Output Mode
50
       // ALU
52
       ALU ALU_unit (. Operand 1 (Acc),
53
                      . Operand 2 (ALU_Oper2),
54
                      .E( ALU E ),
55
                      . Mode (ALU_Mode),
                      . CFlags(SR),
                                                            // Current Flags
                      .Out( ALU_Out),
58
                      .Flags(SR_updated));
                                                            // Updated Flags
59
                      /* 4 Flag bits are Z (zero),
60
                          C (carry), S (sign), O (overflow)
61
                          in order from MSB to LSB */
62
63
       // PC Adder
       Adder PC Adder (. In(PC),
65
                         .Out( Adder_Out));
66
67
       // MUX1
68
       MUX MUX1_unit (.In1 (Adder_Out),
69
                        . In2 (IR [7:0]),
70
                        . Sel( MUX 1_Sel),
                        .Out(PC_updated));
       // MUX2
74
       MUX MUX2_unit (. In1 (DR),
75
                        . In2 (IR [7:0]),
76
                        . Sel( MUX 2 Sel),
77
                        .Out( ALU_Oper2 ));
78
79
       // Program Memory
80
       PMem PMem unit (.clk(clk),
81
                         .E( PMem_E ),
82
```


```
. Addr( PC),
                                                   // Address port
83
                                                  // Next instruction
                         .I(IR_updated),
84
                         // 3 special ports, used to load program to the memory
85
                                                  // Load enable port
86
                         .LE( PMem LE ),
                          .LA(load_addr),
                                                  // Load address port
87
                          .LI(load instr));
                                                  // Load instruction port
88
        // Data Memory
90
        DMem DMem_unit (.clk(clk),
91
                          .E( DMem E ),
92
                         .WE(DMem WE),
                                                   // Write enable port
93
                                                   // Address port
                         . Addr(IR[3:0]),
94
                          .DI(ALU_Out),
                                                   // Data input port
95
                                                  // Data output port
96
                         .DO( DR_updated ));
        // LOAD
98
        always @(posedge clk) begin
99
            if(rst == 1) begin
100
                 load_addr <= 0;</pre>
101
                 load done <= 1'b0;
102
            end
103
            else if(PMem LE == 1) begin
104
                 load addr <= load addr + 8'd1;</pre>
105
                 if(load addr == 8'd25) b egin
                                                         // All instructions loaded
106
                      load_addr <= 8'd0;</pre>
                                                       // into Program Memory
107
                      load_done <= 1'b1;</pre>
108
                 end
109
                 else begin
110
                      load_done <= 1'b0;</pre>
111
112
                 end
113
            end
        end
114
115
        assign load_instr = instr_set[load_addr];
116
117
       // Changing the Current State
118
        always @(posedge clk) begin
119
            if(rst == 1)
120
                 current_state <= LOAD;
121
122
            else
                 current_state <= next_state;</pre>
123
        end
124
125
        // State Transitions
126
        always @(*) begin
            PC clr = 0;
128
            Acc_clr = 0;
129
            SR_clr = 0;
130
            DR_clr = 0;
131
            IR clr = 0;
132
            case (current_state )
133
                 LOAD: begin
134
                      if(load_done == 1) begin
135
136
                           next_state = FETCH;
                                                     // LOAD -> FETCH
                           PC_clr = 1;
                                                     // Set Clear to 1 for all registers
137
```


```
Acc_clr = 1;
138
                          SR_clr = 1;
139
140
                          DR_clr = 1;
141
                          IR clr = 1;
                     end
142
                     else
143
                          next_state = LOAD;
145
                                                     // FETCH -> DECODE
                 FETCH: next_state = DECODE;
146
147
                                                     // DECODE -> EXECUTE
148
                 DECODE: next_state = EXECUTE;
149
                 EXECUTE: next_state = FETCH;
                                                     // EXECUTE -> FETCH
150
151
            endcase
       end
153
       // Assigning Program Counter, Accumulator, Status Register
154
       always @(posedge clk) begin
155
            if(rst == 1) begin
156
                 PC <= 8'd0:
                                            // Clear all registers
157
                 Acc <= 8'd0;
158
                 SR <= 4'd0;
159
            end
            else begin
161
                 if(PC_E == 1'd1)
162
                     PC <= PC_updated;
                                            // Update Program Counter
163
                 else if (PC_clr == 1)
                     PC <= 8'd0;
                                            // Clear Program Counter
165
                 if( Acc_E == 1'd1)
166
                     Acc <= ALU_Out;
                                            // Update Accumulator
167
                 else if (Acc_clr == 1)
                      Acc \leq 8'd0;
                                            // Clear Accumulator
169
                 if( SR E == 1'd1)
170
                      SR <= SR updated;
                                            // Update Status Register
171
                 else if (SR_clr == 1)
172
                                            // Clear Status Register
                      SR \ll 4'd0;
173
174
            end
175
       end
176
       // Assigning Data Register,
                                        Instruction Register
       always @(posedge clk) begin
178
179
            if(DR_E == 1'd1)
180
                 DR <= DR_updated;</pre>
                                        // Update Data Register
            else if (DR_clr == 1)
181
                 DR
                     <= 8'd0;
                                        // Clear Data Register
182
            if(IR_E == 1'd1)
183
                 IR <= IR_updated;</pre>
                                        // Next Instruction
            else if(IR_clr == 1)
                 IR <= 12'd0;
                                        // Clear Instruction Register
186
187
       end
188
189 endmodule
```

5.8 Testbench

```
`timescale 1ns/10ps
  `include "MicroController.v"
  module MicroController_tb;
                        // Positive edge triggered clock
      reg clk;
6
                        // Active high reset
      reg rst;
8
      MicroController UUT(.clk(clk), .rst(rst));
9
10
      always #5 clk = ~clk;
11
      initial begin
12
           $dumpfile (" Micro Controller_tb . vcd ");
13
           $dumpvars(0, MicroController_tb);
14
           clk = 0;
15
           rst = 1;
16
           #20 rst = 0;
17
           #980 $finish;
      end
19
20
21 endmodule
```







6 Verification using Sample Instruction Sets

6.1 Sample Test 1

The following instruction set defines the procedure to find out the largest of the three given numbers. Here, we have taken the three numbers as 5, 12, and 2. The complete description of this sample instruction set is given in the table below. From the simulation results, we can observe that the expected output is getting stored in the Accumulator as well as the Data Memory. This instruction set can also be further extended to implement a bubble sorting algorithm.

Instruction Number	Instructions	Encoding	Operation
0	NOP	0000_0000_0000	No Operation
1	MOVIA 0000 0101	1011_0000_0101	Acc = 0000 0101
2	MOVAM 0000	0010_0010_0000	DMem[0] = Acc
3	MOVIA 0000 1100	1011_0000_1100	Acc = 0000 1100
4	MOVAM 0001	0010_0010_0001	DMem[1] = Acc
5	MOVIA 0000 0010	1011_0000_0010	Acc = 0000 0010
6	MOVAM 0010	0010_0010_0010	DMem[2] = Acc
7	SUBMA 0001	0011_0111_0001	Acc = DMem[1] - Acc
8	JS 0001 0000	0110_0001_0000	If s = 1, jump to instruction no 16
9	MOVMA 0001	0011_0011_0001	Acc = DMem[1]
10	SUBMA 0000	0011_0111_0000	Acc = DMem[0] - Acc
11	JS 0000 1110	0110_0000_1110	If s = 1, jump to instruction no 14
12	MOVMA 0000	0011_0011_0000	Acc = DMem[0]
13	GOTO 0001 0110	0001_0001_0110	Go to instruction no 22
14	MOVMA 0001	0011_0011_0001	Acc = DMem[1]
15	GOTO 0001 0110	0001_0001_0110	Go to instruction no 22
16	MOVMA 0010	0011_0011_0010	Acc = DMem[2]
17	SUBMA 0000	0011_0111_0000	Acc = DMem[0] - Acc
18	JS 0001 0101	0110_0001_0101	If s = 1, jump to instruction no 21
19	MOVMA 0000	0011_0011_0000	Acc = DMem[0]
20	GOTO 0001 0110	0001_0001_0110	Go to instruction no 22
21	MOVMA 0010	0011_0011_0010	Acc = DMem[2]
22	MOVAM 0011	0010-0010-0011	DMem[3] = Acc
23	GOTO 0001 0111	0001_0001_0111	Go to instruction no 23




Figure 3: Simulation Results for Sample Test 1

6.2 Sample Test 2

The following instruction set performs both logical and arithmetic operations on the Data Memory and the Accumulator. These operations include, storing a value in the Accumulator, copying the value stored in the Accumulator to a particular memory location and storing the values of desired operations at the specified memory location. The complete description of this sample instruction set is given in the table below. From the simulation results, we can observe that the expected outputs are getting stored at the desired locations.

Instruction Number	Instruction	Encoding	Operation
0	0 NOP		(no operation)
1	MOVIA Acc, 1	1011_0000_0001	Acc = 1
2	MOVAM DMem[0], Acc	0010_0010_0000	DMem[0] = Acc = 1
3	ADD Acc, Acc, DMem[0]	0011_0000_0000	Acc = Acc + DMem[0] = 1 + 1 = 2
4	ADD DMem[0], Acc, DMem[0]	0010_0000_0000	DMem $[0]$ = Acc + DMem $[0]$ = 1 + 2 = 3
5	SUBAM Acc, Acc, DMem[0]	0011_0001_0000	Acc = Acc - DMem[0] = 2 - 3 = -1
6	SUBAM DMem[0], Acc, DMem[0]	0010_0001_0000	DMem[0] = Acc - DMem[0] = (-1) - 3 = -4
7	SUBMA Acc, DMem[0], Acc	0011_0111_0000	Acc = DMem[0] - Acc = (-4) - (-1) = -3
8	SUBMA DMem[0], DMem[0], Acc	0010_0111_0000	DMem[0] = DMem[0] - Acc = (-4) - (-3) = -1
9	NOP	0000_0000_0000	(no operation)
10	MOVIA Acc, 0x05	1011_0000_0101	Acc = 0x05
11	MOVAM DMem[0], Acc	0010_0010_0000	DMem[0] = Acc = 0x05
12	MOVAM DMem[1], Acc	0010_0010_0001	DMem[1] = Acc = 0x05
13	MOVAM DMem[2], Acc	0010_0010_0010	DMem[2] = Acc = 0x05
14	MOVIA Acc, 0x03	1011_0000_0011	Acc = 0x03
15	ANDM DMem[0], Acc, DMem[0]	0010_0100_0000	DMem[0] = Acc AND DMem[0] = 0x03 AND 0x05 = 0x01
16	ORM DMem[1], Acc, DMem[1]	0010_0101_0001	DMem[1] = Acc OR DMem[1] = 0x03 OR 0x05 = 0x07
17	XORM DMem[2], Acc, DMem[2]	0010_0110_0010	DMem[2] = Acc XOR DMem[2] = 0x03 XOR 0x05 = 0x06
18	GOTO 18	0001_0001_0010	(jump to itself, infinite loop)




Figure 4: Simulation Results for Sample Test 2

7 Motivation

Electronic devices are being used on a larger basis in day-to-day life and are reaching almost all houses, the most common being mobile phones, laptops, ovens, security systems, and many other devices. All these devices need to be controlled in some way or other. Microcontrollers play a major role in all these control operations. They are very small and flexible. Due to their higher integration, the cost and size of the system are reduced. They are easy to use, and troubleshooting and system maintenance is straightforward. Hence, microcontroller units form a major part of today's society, and their advent has led to many technological advancements.

8 References

- Aneesh, R., & Jiju, K. (2012, December). Design of FPGA based 8-bit RISC controller IP core using VHDL. In 2012 Annual IEEE India Conference (INDICON) (pp. 427-432). IEEE. https://doi.org/10.1109/INDCON.2012.6420656
- Gal, R., Golda, A., Frankiewicz, M., & Kos, A. (2011, June). FPGA implementation of 8-bit RISC microcontroller for embedded systems. In *Proceedings of the 18th International* Conference Mixed Design of Integrated Circuits and Systems-MIXDES 2011 (pp. 323-328). IEEE.
- 3. de Pablo, S., Cebrián, J. A., Herrero, L. C., Rey, A. B., & de Antiguones, A. C. (2006). A very simple 8-bit RISC processor for FPGA. In *FPGAworld Conference 2006*.
- 4. Galani Tina, G., Saini, R., & Daruwala, R. D. (2013). Design and Implementation of 32-bit RISC Processor using Xilinx. *International Journal of Emerging Trends in Electrical and Electronics (IJETEE), ISNN*, 2320-9569. https://doi.org/10.5281/zenodo.32433