{"payload":{"header_redesign_enabled":false,"results":[{"id":"737536484","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"MAraragi/VerilogProcessorDesign","hl_trunc_description":"使用Verilog设计单周期、多周期以及流水线处理器，完成计算工作以及IO仿真","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":737536484,"name":"VerilogProcessorDesign","owner_id":116486640,"owner_login":"MAraragi","updated_at":"2023-12-31T12:35:40.131Z","has_issues":true}},"sponsorable":false,"topics":["pipeline","processor","verilog","single-cycle","multicycle"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":94,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMAraragi%252FVerilogProcessorDesign%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/MAraragi/VerilogProcessorDesign/star":{"post":"lG6QBmnzCGPE5Z4tw_FLVMJz3ayyKUHlw5f1ljwgS6_KNZCaCy1dLbblpNz5RxDsaRtFp-kEnAm-DEMTIjY6UQ"},"/MAraragi/VerilogProcessorDesign/unstar":{"post":"DYnbrxR4fKMtRuDevZ9GYTw9Xi2plSn4sqZhr5BJPHFIaqaxRGRKZZsPpBIg4sb0i1DMVC8aGlE_DRH6dqRBhQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"NXTNcoG9Uni7FXBSgdJ-IfpwQfexoZnOHG_ca73B1uJnaPM6vCaCOwTpUFuZe0NZBeSjpBr0GbzcZMhweMKLVA"}}},"title":"Repository search results"}