

Explicit Association Example - Full Adder Using Half Adder Module




#### **Combinational vs. Sequential Circuits**

**Combinational**: The output only depends on the present input.



**Sequential**: The output depends on both the present input and the previous output(s) (the state of the circuit).



#### **Combinational vs. Sequential Circuits**

**Sequential logic**: **Blocks that have memory elements**: Flip-Flops, Latches, Finite State Machines.

- Triggered by a 'clock' event.
  - Latches are sensitive to level of the signal.
  - Flip-flops are sensitive to the transitioning of clock

Combinational constructs are not sufficient. We need new constructs:

- always
- initial

```
always @ (sensitivity list)
    statement;
```

#### **Sequential Circuits**

always @ (sensitivity list)
 statement;

Whenever the event in the sensitivity list occurs, the statement is executed.

Remember our counter example

```
module simple_counter(clk, rst, count);
  input clk, rst;
  output [31:0] count;
  reg [31:0] count;

  always @(posedge clk)
  begin
     if(rst)
     count = 32'b0;
  else
     count = count + 1;
  end
endmodule
```


#### **Sequential Circuits**

- Sequential statements are within an 'always' block,
- The sequential block is triggered with a change in the sensitivity list,
- Signals assigned within an always block must be declared as reg,
  - The values are preserved (memorized) when no change in the sensitivity list.
- We do not use 'assign' within the always block.
  - Always blocks allow powerful statements
    - if .. then .. else
    - case

	SYNCHRONOUS CIRCUIT	ASYNCHRONOUS CIRCUIT
Difference	All the State Variable changes are	The State Variables are not synchronized
between	synchronized with a universal clock signal.	to change simulteneously and may
<u>Synchronous</u>		change at anytime irrespective of each other to achieve the next Steady Internal
and		State
	Since all the Internal State changes are in	Since there is no such universal clock
<u>Asynchronous</u>	the strict control of a master clock source	source, the internal state changes as soon
Sequential	they are less prone to failure or to a race condition and hence are more reliable.	as any of the inputs change and hence are more prone to a race condition.
Circuits	Timings of the internal state changes are	The changes in the internal state of an
	in our control.	asynchronous circuit are not in our
		control.

## Verilog Language Features Sequential Circuits

#### 32-bit counter with <u>synchronous</u> reset:




must be of type reg.

## Verilog Language Features Sequential Circuits

#### Solution: 32-bit counter with <u>asynchronous</u> reset:

```
module simple counter(clk, rst, count);
    input clk, rst;
    output [31:0] count;
    reg [31:0] count;
    always @(posedge clk or posedge rst)
    begin
        if(rst)
            count = 32'b0;
        else
            count = count + 1;
    end
endmodule
```



Reset occurs whenever rst goes high.

# Non-blocking and Blocking Statements

#### Non-blocking

```
always @ (a)
begin
   a <= 2'b01;
   b <= a;
// all assignments are made here
// b is not (yet) 2'b01
end</pre>
```

- Values are assigned at the end of the block.
- All assignments are made in parallel, process flow is not-blocked.

#### **Blocking**

```
always @ (a)
begin
    a = 2'b01;
// a is 2'b01
    b = a;
// b is now 2'b01 as well
end
```


 Value is assigned immediately.


Blocking statements allow sequential descriptions

 Process waits until the first assignment is complete, it blocks progress.


# How to Simulate Verilog Module(s)

**Testbench**: provides stimulus to Unit-Under-Test (UUT) to verify its functionality, captures and analyzes the outputs.







We can choose either behavioral or structural design.




```
module function_Y (A, B, C, D, E, F, Y);
    input A, B, C, D, E, F;
    output Y;
    wire t1, t2, t3, Y;
    //structural description
     Which gates do we need, and what will
              the connections be?
endmodule
```




```
module function_Y (A, B, C, D, E, F, Y);
    input A, B, C, D, E, F;
    output Y;
    wire t1, t2, t3, Y;
    //structural description
    nand G1(t1, A, B);
endmodule
```



```
module function_Y (A, B, C, D, E, F, Y);
    input A, B, C, D, E, F;
    output Y;
    wire t1, t2, t3, Y;
   //structural description
    nand G1(t1, A, B);
    and G2(t2, C, ~B, D);
endmodule
```



```
module function_Y (A, B, C, D, E, F, Y);
    input A, B, C, D, E, F;
    output Y;
    wire t1, t2, t3, Y;
   //structural description
    nand G1(t1, A, B);
    and G2(t2, C, ~B, D);
    nor G3(t3, E, F);
endmodule
```




Now we need to provide stimulus and monitor the outputs - TESTBENCH

```
module function Y (A, B, C, D, E, F, Y);
    input A, B, C, D, E, F;
    output Y;
   wire t1, t2, t3, Y;
   //structural description
    nand G1(t1, A, B);
    and G2(t2, C, ~B, D);
    nor G3(t3, E, F);
   nand G4(Y, t1, t2, t3);
endmodule
```

Saved as function\_Y\_testbench.v

## How to Simulate Verilog Module(s) Example

**TESTBENCH** 




Note there are no ports in a testbench!

Saved as function\_Y\_testbench.v


## How to Simulate Verilog Module(s) Example

**TESTBENCH** 



Vars MUST be declared as reg Output as wire

**TESTBENCH** 



#### **TESTBENCH**

```
include "function Y.v"
                                         module function Y testbench;
                                              reg A, B, C, D, E, F;
                                              wire Y;
                            Saved as
                            function Y.v
                                              function_Y UUT(A, B, C, D, E, F, Y);
                      Unit Under Test
                                              initial
module function_Y (A, B, C, D, E, F, Y);
                                                                 initial block - gets
                                                   begin
   input A, B, C, D, E, F;
                                                                 executed once
   output Y;
   wire t1, t2, t3, Y;
   //structural description
   nand G1(t1, A, B);
    and G2(t2, C, ~B, D);
   nor G3(t3, E, F);
    nand G4(Y, t1, t2, t3);
                                                   end
endmodule
                                         endmodule
```

#### **TESTBENCH**

```
wire Y;
                              Saved as
                              function Y.v
                       Unit Under Test
                                                initial
module function_Y (A, B, C, D, E, F, Y);
   input A, B, C, D, E, F;
    output Y;
   wire t1, t2, t3, Y;
   //structural description
    nand G1(t1, A, B);
    and G2(t2, C, ~B, D);
    nor G3(t3, E, F);
    nand G4(Y, t1, t2, t3);
                                                     end
endmodule
                                           endmodule
```

```
include "function Y.v"
module function Y testbench;
    reg A, B, C, D, E, F;
    function Y UUT(A, B, C, D, E, F, Y);
        begin
        #10 A = 0; B = 0; C = 0; D = 0; E = 0; F = 0;
        #10 A = 1; B = 0; C = 1; D = 1; E = 0; F = 0;
        #10 A = 0; B = 1;
        #10 F = 1;
                                   Stimulus
        #10 $finish;
```

Results can be viewed as waveforms:



changes to a file.

We can also monitor the changes and print them to the console using \$monitor:

```
initial
          begin
           $monitor ($time, "A = %b, B = %b, C = %b, D = %b, E = %b, F = %b, Y = %b", A, B, C, D, E, F, Y);
          #10 A = 0; B = 0; C = 0; D = 0;
                                                     Tcl Console
          #10 A = 1; B = 0; C = 1; D = 1;
          #10 A = 0; B = 1;
          #10 F = 1;
                                                        # run 1000ns
                                                                        0A = x, B = x, C = x, D = x, E = x, F = x, Y = x
           #10 $finish;
                                                                       10A = 0, B = 0, C = 0, D = 0, E = 0, F = 0, Y = 1
           end
                                                                        20A = 1, B = 0, C = 1, D = 1, E = 0, F = 0, Y = 0
                                                                        30A = 0, B = 1, C = 1, D = 1, E = 0, F = 0, Y = 1
                                                                        40A = 0, B = 1, C = 1, D = 1, E = 0, F = 1, Y = 1
                                                        $finish called at time : 50 ns : File "C:/Users/selma/Google Drive/xilinx/starter projections
                                                        INFO: [USF-XSim-96] XSim completed. Design snapshot 'helper module testbench behav' load
                                                        INFO: [USF-XSim-97] XSim simulation ran for 1000ns
                                                        launch simulation: Time (s): cpu = 00:00:04; elapsed = 00:00:16. Memory (MB): peak =
We can also use
$dumpfile to
                                                      Type a Tcl command here
dump variable
```