

SEU TESTS OF THE GWT SERIALIER

Test-beam at Louvain-la-Neuve and more

Antoni Shtipliyski, Graham Miller, Pablo Rodríguez

Kārlis Dreimanis, Karol Hennesy

Martin van Beuzekom

Jan Buytaert




June 19th

INTRODUCTION

Velo Pix

- Binary information gathered in 4x2 SP.
- Hitmap+BCID+SP_ID is propagated downwards.
- Data is send outside through the serializers.



GBT

- Developed at CERN to be used by everybody.
- Variable header length and data length.

Gigabit Wireline Transceiver (GWT)


- Fixed header, data lenght to 128 bits.
- Slightly faster than GBT (5.12 vs 4.8 Gbps).
- Main advantage: lower power consumption.

Decided to use GWT in the VeloPix and GBT in for ECS (GBTx).


VELOPIX, GBT, GWT AND MINIDAQ

MiniDAQ

- DAQ prototype (AMC40). 6 FE links @ 5.12 Gbps.
- Output: 10 GBE link.
- Readout firmware is being developed for GBT.
- Some key components has to be adapted/re-writed.
- Performs: header-lock and data processing.



THE MINIDAQ DATA PATH



MiniDAQ data path.

THE MINIDAQ DATA PATH

The GWT board

- a) Switch=00 : **010101** pattern at 5 Gbps
- b) Switch=01 : **FFFF0000** at 5 Gbps. Equivalent to 0101 at 320 MHz.
- c) Switch=10 : **PRBS** at 5 Gbps. 16 bits “random” sequence.
- d) Switch=11 : **GWT** pattern. 128 bits with header, scrambling, parity, BCID and SuperPixel bitmap.

Electrical-Optical converter


- Uses a VTTx/VTRx chip developed at CERN ([EDMS: 1140665/1](#))

The MiniDAQ

- Recovers the clock, locks the header, reconstruct the 128 b frame, process the data, generates UDP packets, sends data via 10 GbE optical link.

Test-beam purposes:

- How many data is loss by a SEU?
- How robust is the PLL to ionizing particles?
- Does GWT serializer is good enough?
- Does the MiniDAQ loss the header lock?




FIRST TEST-BEAM

Beam




- Heavy ions → heavy ionization.
- Kripton-756, Niquel-567, Argon-372.
- 0° and 30°.

DAQ


- Agilent DSO91204A 12GHz.
- Data: PLL clock monitoring.
Differential.
- Signal: 320 MHz clock.
- Trigger: pulse width > 1.56 ns.



RAW DATA EXAMPLES



PERIOD



Recovery time (good event) < 1 μ s.

SECOND TEST-BEAM

DAQ


Beam

- Niquel, Argon & Neon.
- Krypton ionization irrealistic.
- 4 hours of beam → 250 GB.
- Individual

- AAAA and FFFF0000 patterns (MiniDAQ).
- 2 FGPA firmwares:
 - passthrough → raw data.
 - BERT (Bit Error RaTe).
- PLL clock monitoring, non-differential (Oscilloscope).




+




File name	No. of SEUs	Time in error, us	Size GB	No. of SEUs per GB	Time in error per GB, us
Ni_FFFF_amc40_1430986302	27	8.34	20	1.35	0.42
Ni_AAAA_amc40_1430991216	15	3.01	20	0.75	0.15
Ni_AAAA_amc40_1430991294	9	1.27	10	0.90	0.13
Ar_FFFF_amc40_1430987401	17	4.00	20	0.85	0.20
Ar_AAAA_amc40_1430992639	11	0.71	20	0.55	0.04
Ar_AAAA_amc40_1430992719	4	0.24	10	0.40	0.02
Ar_AAAA_amc40_1430992749	4	0.15	10	0.40	0.02
Ne_FFFF_amc40_1430989285	2	0.06	20	0.10	0.00
Ne_FFFF_amc40_1430989365	5	0.21	20	0.25	0.01

RECOVERY TIME AFTER SEU


Length of an Upset in Ar_AAAA_amc40_1430992639




Length of an Upset in Ni_AAAA_amc40_1430991216




Length of an Upset in Ar_FFFF_amc40_1430987401




Length of an Upset in Ni_FFFF_amc40_1430986302




UPSET DEPENDENCES



SEU duration Vs time between upsets.




SEU duration Vs file size.




SEU duration Vs occurrence in clock cycle units.

BERT Data




BERT Data



PLL SIGNAL (NON-DIFFERENTIAL)

Sample: segrun6-chan1 | Event:5 (T0=9.94622951537)



WORK ONGOING

WORK ONGOING

FPGA firmware

- Currently can lock to data, but not to GWT header.
- Implement a loop back to decouple problem between GWT and MiniDAQ.
- Router and data processing ongoing.

PLL


- Considering further test to investigate the “funny” PLL clock signal.

SUMMARY


- GWT serializer is faster and less power demanding than GBT.
- DAQ firmware has to be adapted for GWT. Ongoing.
- Readout setup (MiniDAQ + PC + GWT board + ...) is easy to transport and set up.
- Test beam showed:
 - SEUs consistent with ionization power.
 - Unexpected effect in differential PLL clock signal.
 - Recovery times after SEU < 1.5 μ s.
 - SEUs occurs randomly.
- Still work to do: firmware, future test-beams(?).

Backup Slides

Xilinx Ibert core measurement setup




Eye diagram of Clock generator @ 2.56GHz




✓ ✗

Eye diagrams of Gwt patterns (no PLL)


AAAA pattern




FF00 pattern



PBRS¹⁶ pattern




scrambled pattern




Eye diagrams of Gwt patterns (with PLL)


AAAA pattern




FF00 pattern




PBRS¹⁶ pattern



scrambled pattern



BERT Data



BERT Data

