## Homework 12

Michael Brodskiy

Professor: M. Onabajo

December 3, 2024

## 1. (a) $D = ABC + \overline{AB}$

We begin by constructing the table. First, we put in each combination of inputs. Given that there are 3 inputs, there should be  $2^3 = 8$  combinations:

A	В	С	D
0	0	0	0
0	0	1	0
0	1	0	0
1	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0
1	1	1	1

From here, we can draw the circuit as:




Figure 1: Logic Circuit for 1a

## (b) $E = AB + A\overline{B}C + \overline{C}D$

Once again, we begin by analyzing each combination. Since there are 4 inputs, there are  $2^4 = 16$  possible inputs. This gives us:

A	В	С	D	Е
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	1	0	0	0
1	0	0	0	0
0	0	1	1	0
0	1	0	1	1
1	0	0	1	1
0	1	1	0	0
1	0	1	0	1
1	1	0	0	1
0	1	1	1	0
1	0	1	1	1
1	1	1	0	1
1	1	0	1	1
1	1	1	1	1

This gives us the following circuit:




Figure 2: Logic Circuit for 1b

(c) 
$$Z = WX + \overline{(W+Y)}$$

With three inputs, our table becomes:

W	X	Y	Z
0	0	0	1
0	0	1	0
0	1	0	1
1	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
1	1	1	1

This gives the following circuit:




Figure 3: Logic Circuit for 1c

2. We can calculate the noise margins as:

$$NM_H = V_{OH} - V_{IH}$$
$$NM_L = V_{IL} - V_{OL}$$

This gives us:

$$NM_H = 4.5 - 3$$
$$NM_L = 1.5 - 1$$

And finally:

$$NM_L = .5[V]$$
 and  $NM_H = 1.5[V]$ 

3. The switching times may be calculated using:

$$t_{PHL} = \frac{C_L V_{DD}}{\left(\frac{W}{L}\right)_n K P_n (V_{DD} - V_{ton})^2}$$

and

$$t_{PLH} = \frac{C_L V_{DD}}{\left(\frac{W}{L}\right)_p K P_p (V_{DD} - |V_{top}|)^2}$$

(a) For  $(W/L)_n = 3$  and  $(W/L)_p = 6$ , we get:

$$t_{PHL} = \frac{(2 \cdot 10^{-12})(5)}{(3)(50 \cdot 10^{-6})(5-1)^2}$$
$$t_{PLH} = \frac{(2 \cdot 10^{-12})(5)}{(6)(25 \cdot 10^{-6})(5-|-1|)^2}$$

This results in:

$$t_{PHL} = t_{PLH} = 4.166\bar{6}[\text{ns}]$$

(b) For  $(W/L)_n = 3$  and  $(W/L)_p = 60$ , we get:

$$t_{PHL} = \frac{(2 \cdot 10^{-12})(5)}{(3)(50 \cdot 10^{-6})(5 - 1)^2}$$
$$t_{PLH} = \frac{(2 \cdot 10^{-12})(5)}{(60)(25 \cdot 10^{-6})(5 - |-1|)^2}$$

This results in:

$$t_{PHL} = 4.166\bar{6}[\text{ns}]$$
 and  $t_{PLH} = .416\bar{6}[\text{ns}]$ 

(c) For  $(W/L)_n = 30$  and  $(W/L)_p = 6$ , we get:

$$t_{PHL} = \frac{(2 \cdot 10^{-12})(5)}{(30)(50 \cdot 10^{-6})(5-1)^2}$$
$$t_{PLH} = \frac{(2 \cdot 10^{-12})(5)}{(6)(25 \cdot 10^{-6})(5-|-1|)^2}$$

This results in:

$$t_{PHL} = .416\bar{6}[\text{ns}]$$
 and  $t_{PLH} = 4.166\bar{6}[\text{ns}]$ 

4. (a) Given that both transistors are expected to be in saturation, we may use our formulas to equate:

$$I_n = \left(\frac{W}{L}\right)_n \left(\frac{KP_n}{2}\right) (V_{in} - V_{ton})^2 (1 + \lambda V_{DD}/2)$$

$$I_p = \left(\frac{W}{L}\right)_p \left(\frac{KP_p}{2}\right) (V_{in} - V_{DD} - |V_{top}|)^2 (1 + \lambda V_{DD}/2)$$

This allows us to rearrange and get:

$$\frac{W_p}{W_n} = \left[\frac{V_{in} - V_{ton}}{V_{in} - V_{DD} - |V_{top}|}\right]^2 \left(\frac{KP_n}{KP_p}\right)$$

We insert known values (and take the input as half the supply voltage) to get:

$$\frac{W_p}{W_n} = \left[\frac{.6 - .3}{.6 - 1.2 - |-.4|}\right]^2 \left(\frac{90}{30}\right)$$

Evaluation, we find:

$$\frac{W_p}{W_n} = .27$$

(b) Taking one of our current equations from before, we get:

$$I_n = \left(\frac{W}{L}\right)_n \left(\frac{KP_n}{2}\right) (V_{in} - V_{ton})^2 (1 + \lambda V_{DD}/2)$$

We substitute the given values to get:

$$.05 \cdot 10^{-3} = \left(\frac{W_n}{.12 \cdot 10^{-6}}\right) \left(\frac{90 \cdot 10^{-6}}{2}\right) (.6 - .3)^2 (1 + .05(.6))$$

Evaluating, we find:

$$W_n = 1.4383 [\mu m]$$

Using our ratio, we obtain:

$$W_p = .27W_n$$
  
 $W_p = .27(1.4383)$   
 $W_p = .38835[\mu m]$ 

(c) The above results allow us to obtain the following DC transfer characteristics:




Figure 4: DC Transfer Characteristics of CMOS Inverter

5. Power dissipation of a CMOS is given by:

$$P_d = CfV_{DD}^2$$

Substituting our known values gives us:

$$P_d = (100 \cdot 10^{-15})(100 \cdot 10^6)(3)^2$$

Thus we get:

$$P_d = 9 \cdot 10^{-5} [W]$$

Note that there is no dissipation when  $V_{DD}=0[{\bf V}]$ 

6. The pull-up network may be drawn as:




Figure 5: Corresponding Pull-Up Network

The pull-down network then becomes:




Figure 6: Corresponding Pull-Down Network

We combine the two to form the full network:




Figure 7: Corresponding Network

We may observe that 10 transistors are needed, 5 for the pull-up and 5 for the pull-down networks.

7. From the provided diagram, and a value for PMOS resistance,  $R_p$ , we may observe:

$$R_{M1} = R_p$$
 and  $R_{M2} + R_{M3} = R_p$ 

Furthermore, since we are using the same PMOS transistors, we may write:

$$R_{M2} = R_{M3} \Longrightarrow 2R_{M2} = 2R_{M3} = R_p$$

This means that:

$$\left[ \left( \frac{W}{L} \right)_{M1} = \left( \frac{W}{L} \right)_{p} \right]$$

$$\left( \frac{W}{L} \right)_{M2} = \left( \frac{W}{L} \right)_{M3} = 2 \left( \frac{W}{L} \right)_{p}$$

We can see that, for the pull-down branch, we have:

$$R_{M4} + R_{M5} = R_n$$
 and  $R_{M4} = R_{M5}$ 

This gets us:

$$\boxed{\left(\frac{W}{L}\right)_{M4} = \left(\frac{W}{L}\right)_{M5} = 2\left(\frac{W}{L}\right)_n}$$

We can see that the sixth transistor is equivalent to this, and we get our last value as:

$$\boxed{\left(\frac{W}{L}\right)_{M6} = 2\left(\frac{W}{L}\right)_n}$$