

# STM32F4 Cheat Sheet

## 1 NVIC

NVIC\_XXX(YYY\_IRQ >> 3) = YYY\_IRQ & 0b111;  
NVIC\_ISER – Interrupt Set-Enable  
NVIC\_ICER – Interrupt Clear-Enable  
NVIC\_ISPR – Interrupt Set-Pending  
NVIC\_ICPR – Interrupt Clear-Pending  
NVIC\_IPR(XXX\_IRQ) – Interrupt Priority  
NVIC\_IRQ(XXX\_IRQ) = *handler*;

## 2 EXTI/SYSCFG

1 bit/input line  
EXTI\_IMR – Interrupt Mask  
EXTI\_EMR – Event Mask  
EXTI\_RTSR – Rising Trigger Selection  
EXTI\_FTSR – Falling Trigger Selection  
EXTI\_PR – Pending  
EXTI{0-4, 9-5, 15-10}\_IRQ  
SYSCFG\_EXTICR1-4 – EXTERNAL Interrupt Configuration  
A(0b0000)-I(0b1000) (4-bit)

## 3 GPIO{A-I}

GPIOX\_MODER – MODE  
2-bit/pin: GPIO\_MODER\_{ IN, OUT, ALT, ANA }  
GPIOX\_OTYPER – Output TYPE  
1-bit/pin: 0 – push-pull, 1 – open-drain  
GPIOX\_PUPDR – Pull-Up/Pull-Down  
2-bit/pin: GPIO\_PUPDR\_{ PU, PD }  
GPIOX\_IDR – Input Data  
GPIOX\_ODR – Output Data  
1-bit/pin  
GPIOX\_BSRR – Output Bit Set/Reset  
bit 15-0: set, 31-16: reset  
GPIOX\_AFRL – Alternate Function Low (pin 7-0)  
GPIOX\_AFRH – Alternate Function High (pin 15-8)  
4-bit/pin

## 4 DAC

DAC\_CR – Control  
DAC\_EN{1-2} – ENable  
DAC\_SWTRIGR – SoftWare TRIGger  
DAC\_SWTRIG{1-2}  
DAC\_DHR12R{1-2} – 12-bit right-aligned holding  
DAC\_DHR12L{1-2} – 12-bit left-aligned holding

## 5 ADC{1-3}

ADCX\_SR – Status Register  
ADC\_EOC – End Of Conversion  
ADCX\_CR1 – Control Register 1  
ADC\_{12b, 10b, 8b, 6b}  
ADC\_DISCEN – DISContinuous mode ENable  
ADC\_SCAN – SCAN mode  
ADC\_EOCIE – End Of Conversion Interrupt Enable  
ADCX\_CR2 – Control Register 2  
ADC\_SWSTART – SoftWare START  
ADC\_EXTEN\_{rise, fall, both} – EXTERNAL Trigger EN-able  
ADC\_EXTSEL\_XXX – EXTERNAL event SElect  
T1{CC1, CC2, CC3}, T2{CC2, CC3, CC4, TRG0}  
T3{CC1, TRG0}, T4CC4, T5{CC1, CC2, CC3}  
T8{CC1, TRG0}, EXTI11  
ADC\_EOCS End Of Conversion Selection  
ADC\_CONT Continuous conversion  
ADC\_ADON A.D Converter ON  
ADCX\_SQR1 SeQuence Register 1 (channels 16-13)  
bit 23-20 – Length  
ADCX\_SQR2 SeQuence Register 2 (channels 12-7)  
ADCX\_SQR3 SeQuence Register 3 (channels 6-1)  
5-bit/input channel  
ADCX\_DR – Data Register  
ADC\_IRQ – unique interrupt

## 6 TIM{1-14}

TIMX\_CR1 – Control Register 1  
TIM\_ARPE – Auto-Reload Preload Enable  
TIM\_UDIS – Update DISable  
TIM\_CEN – Counter Enable  
TIMX\_CR2 – Control Register 2  
TIM\_MMS\_XXX – Master Mode Selection  
RESET, ENABLE, UPDATE, COMPARE\_PULSE  
COMPARE1, COMPARE2, COMPARE3, COMPARE4  
TIMX\_SMCR – Slave Model Control Register  
TIM\_ECE – External Clock Enable  
TIM\_TS\_ – Trigger Selection  
ITR0, ITR1, ITR2, ITR3,  
TI1F\_ED, TI1FP1, TI2FP2, ETRF  
TIMX\_SR – Status Register  
TIM\_CC{1-4}F – Capture/Compare interrupt flag  
TIM\_UIF – Update Interrupt Flag  
TIMX\_EGR – Event Generation Register  
TIM\_UG – Update Generation  
TIMX\_CCMR1 – Capture/Compare mode (channel 1, 2)  
TIMX\_CCMR2 – Capture/Compare mode (channel 3, 4)  
TIM\_CC{1-4}S\_ – capture/compare selection  
OUT, TI1/TI3, TI2/TI4, TRC  
*Output*  
TIM\_OCYM\_ – mode  
FROZEN, SET, CLR, TOGGLE, PWM1, PWM2  
*Input*  
TIMX\_CCER - Capture/Compare Enable Register  
CC{1-4}NP – Capture/Compare output polarity  
CC{1-4}P – Capture/Compare output polarity  
CC{1-4}E – Capture/Compare output enable  
TIMX\_CNT - CouNTer  
TIMX\_PSC - PreSCaler  
TIMX\_ARR - Auto-Reload Register  
TIMX\_CCR1-4 – Capture/Compare Register  
TIM{2-7, 9-14}\_IRQ  
TIM{1, 8}\_{BRK, UP, TRG\_COM, CC}\_IRQ