

Objective:

Design a BCD to 7-Segment Decoder using Logisim to create a digital circuit that takes Binary Coded Decimal (BCD) input and converts it into the corresponding output to drive a 7-segment display. Demonstrate the ability to use logical gates and components effectively to achieve accurate BCD to 7-segment decoding, showcasing a clear understanding of digital circuit design principles and the functionality of 7-segment displays.

Truth Table of Ripple Counter :

0<1<2<3<4<5<6<7<8<9<10<11<12<13<14<15

$Q_3(t)$	$Q_2(t)$	$Q_1(t)$	$Q_0(t)$	$Q_3(t+1)$	$Q_2(t+1)$	$Q_1(t+1)$	$Q_0(t+1)$	J_3	K_3	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1
0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X
0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X
0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X
1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X
1	0	1	1	1	1	0	0	X	0	1	X	X	1	X	1
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	X
1	1	0	1	1	1	1	0	X	0	X	0	1	X	X	1
1	1	1	0	1	1	1	1	X	0	X	0	X	0	1	X
1	1	1	1	0	0	0	0	X	1	X	1	X	1	X	1

Figure 1 : Truth Table of 4 bit Ripple Counter

K map of ALL Flip Flops input output:

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	10	11
$Q_3 Q_2$ 00	0	1	3	2
$Q_3 Q_2$ 01	4	5	7	6
$Q_3 Q_2$ 10	X	X	X	X
$Q_3 Q_2$ 11	X	X	X	X

$J_3: Q_2 Q_1 Q_0$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	11	10
$Q_3 Q_2$ 00	X	X	X	X
$Q_3 Q_2$ 01	X	X	X	X
$Q_3 Q_2$ 11	X	X	X	X
$Q_3 Q_2$ 10	X	X	X	X

$K_3: Q_2 Q_1 Q_0$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	10	11
$Q_3 Q_2$ 00	0	1	3	2
$Q_3 Q_2$ 01	X	X	X	X
$Q_3 Q_2$ 10	X	X	X	X
$Q_3 Q_2$ 11	X	X	X	X

$J_2: Q_1 Q_0$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	10	11
$Q_3 Q_2$ 00	X	X	X	X
$Q_3 Q_2$ 01	4	5	7	6
$Q_3 Q_2$ 11	12	13	15	14
$Q_3 Q_2$ 10	X	X	X	X

$K_2: Q_1 Q_0$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	11	10
$Q_3 Q_2$ 00	0	1	3	2
$Q_3 Q_2$ 01	4	5	7	6
$Q_3 Q_2$ 11	12	13	15	14
$Q_3 Q_2$ 10	8	9	11	10

$J_1: Q_0$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	11	10
$Q_3 Q_2$ 00	X	X	X	X
$Q_3 Q_2$ 01	X	X	X	X
$Q_3 Q_2$ 11	X	X	X	X
$Q_3 Q_2$ 10	X	X	X	X

$K_1: Q_0$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	11	10
$Q_3 Q_2$ 00	0	1	3	2
$Q_3 Q_2$ 01	4	5	7	6
$Q_3 Q_2$ 11	12	13	15	14
$Q_3 Q_2$ 10	8	9	11	10

$J_0: 1$

$Q_3 Q_2 \backslash Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0'$	$Q_1' Q_0$	$Q_1' Q_0'$
$Q_3 Q_2$	00	01	11	10
$Q_3 Q_2$ 00	X	1	3	2
$Q_3 Q_2$ 01	X	5	7	6
$Q_3 Q_2$ 11	X	13	15	14
$Q_3 Q_2$ 10	X	9	11	10

$K_0: 1$









