

MT9J003: Registers

MT9J003 Registers

For more information, refer to the data sheet on Aptina's Web site: www.aptina.com

MT9J003 Register Reference



MT9J003: Registers Table of Contents

Table of Contents

Introduction	4
Register Address Space	4
Identifying the MT9J001 and MT9J003 using Register Settings	4
Register Notation	
Register Aliases	5
Bit Fields	5
Bit Field Aliases	5
Byte Ordering	5
Address Alignment	5
Bit Representation	5
Data Format	5
Register Behavior	7
Double-Buffered Registers	7
Using grouped_parameter_hold	7
Bad Frames	7
Changes to Integration Time	
Changes to Gain Settings	88
Embedded Data	88
Register List and Default Values	9
SMIA Configuration Register List	9
SMIA Parameter Limits Register List	13
Manufacturer-Specific Register List	16
Register Descriptions	25
SMIA Configuration Register Description	25
SMIA Parameter Limits Register Description	30
Manufacturer-Specific Register Description	34
Revision History	57



MT9J003: Registers List of Tables

List of Tables

Table 1:	Address Space Regions	4
Table 2:	Data Formats	5
	SMIA Configuration	
	SMIA Parameter Limits	
Table 3:	Manufacturer-Specific	.16
	SMIA Configuration	
	SMIA Parameter Limits	
	Manufacturer-Specific	



MT9J003: Registers Introduction

Introduction

This register reference provided for engineers who are designing cameras using the MT9J003.

Register Address Space

The MT9J003 provides a 16-bit register address space accessed through a serial interface. Each register location is 8 or 16 bits in size.

The address space is divided into the five major regions shown in Table 1.

Table 1: Address Space Regions

Address Range	Description	
0x0000-0x0FFF	Configuration registers (read-only and read-write dynamic registers)	
0x1000-0x1FFF	Parameter limit registers (read-only static registers)	
0x2000-0x2FFF	Image statistics registers (none currently defined)	
0x3000-0x3FFF	Manufacturer-specific registers (read-only and read-write dynamic registers)	
0x4000-0xFFFF	Reserved (undefined)	

Identifying the MT9J001 and MT9J003 using Register Settings

The MT9J001 (Rev2) and MT9J003 (Rev3.1) can be identified through the sensor register settings:

MT9I001:

- Register 0x02 = 0x20
- Register 0x31FE = 0x02

MT9J003 (Original Samples):

- Register 0x02 = 0x30
- Register 0x31FE = 0x03

MT9J003 (Engineering Sample, Mass Production):

- Register 0x02 = 0x20
- Register 0x31FE = 0x32

The original sensors samples of the MT9J003 showed Register 0x02 equal to 0x30 and Register 0x31FE equal to 0x03.

Register Notation

The underlying mechanism for reading and writing registers provides byte write capability. However, it is convenient to consider some registers as multiple adjacent bytes. The MT9J003 uses 8-bit, 16-bit, and 32-bit registers, all implemented as 1 or more bytes at naturally aligned, contiguous locations in the address space.

In this document, registers are described either by address or by name. When registers are described by address, the size of the registers is explicit. For example, R0x3024 is an 8-bit register at address 0x3024, and R0x3000–1 is a 16-bit register at address 0x3000–0x3001. When registers are described by name, the size of the register is implicit. It is necessary to refer to the register table to determine that model id is a 16-bit register.



MT9J003: Registers Register Notation

Register Aliases

A consequence of the internal architecture of the MT9J003 is that some registers are decoded at multiple addresses. Some registers in "configuration space" are also decoded in "manufacturer-specific space." To provide unique names for all registers, the name of the register within manufacturer-specific register space has a trailing underscore. For example, R0x0000–1 is model_id, and R0x3000–1 is model_id_. The effect of reading or writing a register through any of its aliases is identical.

Bit Fields

Some registers provide control of several different pieces of related functionality, and this makes it necessary to refer to bit fields within registers. As an example of the notation used for this, the least significant 4 bits of the model_id register are referred to as model id[3:0] or R0x0000–1[3:0].

Bit Field Aliases

In addition to the register aliases described above, some register fields are aliased in multiple places. For example, R0x0100 (mode_select) only has one operational bit, R0x0100[0]. This bit is aliased to R0x301A–B[2]. The effect of reading or writing a bit field through any of its aliases is identical.

Byte Ordering

Registers that occupy more than 1 byte of address space are shown with the lowest address in the highest-order byte lane to match the byte-ordering on the bus. For example, the model_id register is R0x00000–1. In the register table the default value is shown as 0x2600. This means that a READ from address 0x0000 would return 0x26, and a READ from address 0x0001 would return 0x00. When reading this register as two 8-bit transfers on the serial interface, the 0x26 will appear on the serial interface first, followed by the 0x00.

Address Alignment

All register addresses are aligned naturally. Registers that occupy two bytes of address space are aligned to even 16-bit addresses, and registers that occupy four bytes of address space are aligned to 16-bit addresses that are an integer multiple of 4.

Bit Representation

For clarity, 32-bit hex numbers are shown with an underscore between the upper and lower 16 bits. For example: 0x3000 01AB.

Data Format

Most registers represent an unsigned binary value or set of bit fields. For all other register formats, the format is stated explicitly at the start of the register description. The notation for these formats is shown in Table 2.

Table 2: Data Formats

Name	Description	
FIX16	Signed fixed-point, 16-bit number: two's complement number, 8 fractional bits.	
	Examples: $0x0100 = 1.0$, $0x8000 = -128$, $0xFFFF = -0.0039065$	



MT9J003: Registers Register Notation

Table 2: Data Formats

Name	Description	
UFIX16	Unsigned fixed-point, 16-bit number: 8.8 format. Examples: 0x0100 = 1.0, 0x280 = 2.5	
FLP32	Signed floating-point, 32-bit number: IEEE 754 format. Example: 0x4280_0000 = 64.0	



MT9J003: Registers Register Behavior

Register Behavior

Registers vary from "read-only," "read/write," and "read, write-1-to-clear."

Double-Buffered Registers

Some sensor settings cannot be changed during frame readout. For example, changing R0x0344–5 (x_addr_start) partway through frame readout would result in inconsistent row lengths within a frame. To avoid this, the MT9J003 double-buffers many registers by implementing a "pending" and a "live" version. READs and WRITEs access the pending register; the live register controls the sensor operation.

The value in the pending register is transferred to a live register at a fixed point in the frame timing, called frame start. Frame start is defined as the point at which the first dark row is read out internally to the sensor. In the register tables the "Sync'd" column shows which registers or register fields are double-buffered in this way.

Using grouped_parameter_hold

The register grouped_parameter_hold (R0x0104) can be used to inhibit transfers from the pending to the live registers. When the MT9J003 is in streaming mode, write "1" to this register before making changes to any group of registers where a set of changes is required to take effect simultaneously. When this register is set to "0," all transfers from pending to live registers take place on the next frame start.

An example of the consequences of failing to set this bit follows:

An external auto exposure algorithm might want to change both gain and integration time between two frames. If the next frame starts between these operations, it will have the new gain, but not the new integration time, which would return a frame with the wrong brightness that might lead to a feedback loop with the AE algorithm resulting in flickering.

Bad Frames

A bad frame is a frame where all rows do not have the same integration time or where offsets to the pixel values have changed during the frame.

Many changes to the sensor register settings can cause a bad frame. For example, when line_length_pck (R0x0342–3) is changed, the new register value does not affect sensor behavior until the next frame start. However, the frame that would be read out at that frame start will have been integrated using the old row width, so reading it out using the new row width would result in a frame with an incorrect integration time.

By default, bad frames are not masked. If the masked bad frame option is enabled, both LV and FV are inhibited for these frames so that the vertical blanking time between frames is extended by the frame time.

In the register tables, the "Bad Frame" column shows where changing a register or register field will cause a bad frame. This notation is used:

N—No. Changing the register value will not produce a bad frame.

Y—Yes. Changing the register value might produce a bad frame.

YM—Yes; but the bad frame will be masked out when mask_corrupted_frames (R0x0105) is set to "1."



MT9J003: Registers Register Behavior

Changes to Integration Time

If the integration time is changed while FV is asserted for frame n, the first frame output using the new integration time is frame (n + 2). The sequence is as follows:

- 1. During frame n, the new integration time is held in the pending register.
- 2. At the start of frame (n + 1), the new integration time is transferred to the live register. Integration for each row of frame (n + 1) has been completed using the old integration time.
- 3. The earliest time that a row can start integrating using the new integration time is immediately after that row has been read for frame (n + 1). The actual time that rows start integrating using the new integration time is dependent upon the new value of the integration time.
- 4. When frame (n + 2) is read out, it will have been integrated using the new integration time.

If the integration time is changed on successive frames, each value written will be applied for a single frame; the latency between writing a value and it affecting the frame readout remains at two frames.

Changes to Gain Settings

Usually, when the gain settings are changed, the gain is updated on the next frame start. When the integration time and the gain are changed at the same time, the gain update is held off by one frame so that the first frame output with the new integration time also has the new gain applied. In this case, a new gain should not be set during the extra frame delay. There is an option to turn off the extra frame delay by setting reset_register[14] bit.

Embedded Data

The current values of implemented registers in the address range 0x0000–0x0FFF can be generated as part of the pixel data. This embedded data is enabled by default when the serial pixel data interface is enabled.

The current value of a register is the value that was used for the image data in that frame. In general, this is the live value of the register. The exceptions are:

- The integration time is delayed by one further frame, so that the value corresponds to the integration time used for the image data in the frame. See "Changes to Integration Time" on page 8.
- The PLL timing registers are not double-buffered because the result of changing them in streaming mode is undefined. Therefore, the pending and live values for these registers are equivalent.



Register List and Default Values

SMIA Configuration Register List

Table 1: SMIA Configuration

1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R0 (R0x0000)	model_id	dddd dddd dddd dddd	11265 (0x2C01)
R2 (R0x0002)	revision_number	dddd dddd	32 (0x20)
R3 (R0x0003)	manufacturer_id	???? ????	6 (0x06)
R4 (R0x0004)	smia_version	???? ????	10 (0x0A)
R5 (R0x0005)	frame_count	???? ????	255 (0xFF)
R6 (R0x0006)	pixel_order	0000 00??	0 (0x00)
R8 (R0×0008)	data_pedestal	0000 dddd dddd dddd	40 (0x0028)
R64 (R0x0040)	frame_format_model_type	???? ????	1 (0x01)
R65 (R0x0041)	frame_format_model_subtype	???? ????	18 (0x12)
R66 (R0x0042)	frame_format_descriptor_0	7777 7777 7777 7777	24144 (0x5E50)
R68 (R0x0044)	frame_format_descriptor_1	???? ???? ???? ????	4098 (0x1002)
R70 (R0x0046)	frame_format_descriptor_2	???? ???? ???? ????	23228 (0x5ABC)
R72 (R0x0048)	frame_format_descriptor_3	???? ???? ???? ????	0 (0x0000)
R74 (R0x004A)	frame_format_descriptor_4	???? ???? ???? ????	0 (0x0000)
R76 (R0x004C)	frame_format_descriptor_5	???? ???? ???? ????	0 (0x0000)
R78 (R0x004E)	frame_format_descriptor_6	???? ???? ???? ????	0 (0x0000)
R80 (R0x0050)	frame_format_descriptor_7	7777 7777 7777 7777	0 (0x0000)
R82 (R0x0052)	frame_format_descriptor_8	???? ???? ???? ????	0 (0x0000)
R84 (R0x0054)	frame_format_descriptor_9	???? ???? ???? ????	0 (0x0000)
R86 (R0x0056)	frame_format_descriptor_10	???? ???? ????	0 (0x0000)
R88 (R0x0058)	frame_format_descriptor_11	???? ???? ???? ????	0 (0x0000)



Table 1:

SMIA Configuration (continued)1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R90 (R0x005A)	frame_format_descriptor_12	????? ????? ?????	0 (0x0000)
· ·	form formal description 12	2222 2222 2222	
R92 (R0x005C)	frame_format_descriptor_13	???? ???? ????	0 (0x0000)
R94	frame format descriptor 14	???? ???? ???? ????	0
(R0x005E)			(0x0000)
R128	analogue_gain_capability	???? ???? ????	1
(R0x0080)			(0x0001)
R132	analogue_gain_code_min	???? ???? ????	8
(R0x0084)			(0x0008)
R134	analogue_gain_code_max	???? ???? ????	255
(R0x0086)			(0x00FF)
R136	analogue_gain_code_step	???? ???? ????	1
(R0x0088)			(0x0001)
R138	analogue_gain_type	???? ???? ????	0
(R0x008A)			(0x0000)
R140	analogue_gain_m0	???? ???? ????	1
(R0x008C)			(0x0001)
R142	analogue_gain_c0	???? ???? ????	0
(R0x008E)			(0x0000)
R144	analogue_gain_m1	???? ???? ????	0
(R0x0090)			(0x0000)
R146	analogue_gain_c1	???? ???? ????	8
(R0x0092)			(0x0008)
R192	data_format_model_type	???? ????	1
(R0x00C0)			(0x01)
R193	data_format_model_subtype	???? ????	5
(R0x00C1)			(0x05)
R194	data_format_descriptor_0	???? ???? ????	2570
(R0x00C2)			(0x0A0A)
R196	data_format_descriptor_1	???? ???? ????	2056
(R0x00C4)			(0x0808)
R198	data_format_descriptor_2	???? ???? ????	2568
(R0x00C6)			(80A0x0)
R200	data_format_descriptor_3	???? ???? ????	3084
(R0x00C8)			(0x0C0C)
R202	data_format_descriptor_4	???? ???? ????	3080
(R0x00CA)			(0x0C08)
R204	data_format_descriptor_5	???? ???? ????	0
(R0x00CC)			(0x0000)
R206	data_format_descriptor_6	???? ???? ????	0
(R0x00CE)			(0x0000)
R256	mode_select	0000 000d	0
(R0x0100)			(0x00)
R257	image_orientation	0000 00dd	0
(R0x0101)			(0x00)
R259	software_reset	0000 000d	0
(R0x0103)			(0x00)



Table 1:

SMIA Configuration (continued)1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R260	grouped_parameter_hold	0000 000d	0
(R0x0104)			(0x00)
R261	mask_corrupted_frames	0000 000d	0
(R0x0105)			(0x00)
R272	ccp2_channel_identifier	0000 0ddd	0
(R0x0110)			(0x00)
R273	ccp2_signalling_mode	0000 000d	1
(R0x0111)			(0x01)
R274	ccp_data_format	dddd dddd dddd	3084
(R0x0112)			(0x0C0C)
R288	gain_mode	0000 000d	0
(R0x0120)			(0x00)
R512	fine integration time	dddd dddd dddd ddd0	1010
(R0x0200)			(0x03F2)
R514	coarse_integration_time	dddd dddd dddd dddd	16
(R0x0202)	_ 0 _		(0x0010)
R516	analogue gain code global	0000 0000 dddd dddd	8
(R0x0204)	0 20 2 20		(0x0008)
R518	analogue_gain_code_greenr	0000 0000 dddd dddd	8
(R0x0206)	0 _00		(0x0008)
R520	analogue gain code red	0000 0000 dddd dddd	8
(R0x0208)	0 _0		(0x0008)
R522	analogue_gain_code_blue	0000 0000 dddd dddd	8
(R0x020A)			(0x0008)
R524	analogue gain code greenb	0000 0000 dddd dddd	8
(R0x020C)	8 8 <u>2</u> 2 2 2 2 3 4 4 5		(0x0008)
R526	digital gain greenr	0000 0ddd 0000 0000	256
(R0x020E)	8 8 4 <u>2</u> 8 4 2		(0x0100)
R528	digital gain red	0000 0ddd 0000 0000	256
(R0x0210)			(0x0100)
R530	digital gain blue	0000 0ddd 0000 0000	256
(R0x0212)	8 4 20 2		(0x0100)
R532	digital gain greenb	0000 0ddd 0000 0000	256
(R0x0214)	1 8 1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1		(0x0100)
R768	vt_pix_clk_div	0000 0000 0000 dddd	3
(R0x0300)			(0x0003)
R770	vt_sys_clk_div	0000 0000 000d dddd	1
(R0x0302)	· - <u>_</u> -,,,-		(0x0001)
R772	pre pll clk div	0000 0000 00dd dddd	2
(R0x0304)	r·r·'_•··'_•··		(0x0002)
R774	pll multiplier	0000 0000 dddd dddd	48
(R0x0306)	L—		(0x0030)
R776	op_pix_clk_div	bbb b000 0000 0000	12
(R0x0308)		2222 2000 2004 4444	(0x000C)
R778	op sys clk div	0000 0000 000d dddd	1
(R0x030A)	ob_222_cm_q.	333 333 333 4344	(0x0001)
R832	frame length lines	dddd dddd dddd dddd	2891
	HAIR KIEKI IIICJ		2071



Table 1:

SMIA Configuration (continued)1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R834	line_length_pck	dddd dddd dddd ddd0	7440
(R0x0342)			(0x1D10)
R836	x_addr_start	0000 dddd dddd dddd	112
(R0x0344)			(0x0070)
R838	y_addr_start	0000 dddd dddd dddd	8
(R0x0346)			(0x0008)
R840	x_addr_end	0000 dddd dddd dddd	3775
(R0x0348)			(0x0EBF)
R842	y_addr_end	0000 dddd dddd dddd	2755
(R0x034A)			(0x0AC3)
R844	x_output_size	0000 dddd dddd ddd0	3664
(R0x034C)			(0x0E50)
R846	y_output_size	0000 dddd dddd ddd0	2748
(R0x034E)			(0x0ABC)
R896	x_even_inc	0000 0000 0000 000?	1
(R0x0380)			(0x0001)
R898	x_odd_inc	0000 0000 dddd	1
(R0x0382)			(0x0001)
R900	y_even_inc	0000 0000 0000 000?	1
(R0x0384)			(0x0001)
R902	y_odd_inc	0000 0000 00dd dddd	1
(R0x0386)			(0x0001)
R1024	scaling_mode	bb00 0000 0000 000d	0
(R0x0400)			(0x0000)
R1026	spatial_sampling	b000 0000 0000 0000	0
(R0x0402)			(0x0000)
R1028	scale_m	0000 0000 dddd dddd	16
(R0x0404)			(0x0010)
R1030	scale_n	0000 0000 ???? ????	16
(R0x0406)			(0x0010)
R1280	compression_mode	0000 0000 0000 000?	1
(R0x0500)			(0x0001)
R1536	test_pattern_mode	0000 0000 0000 0ddd	0
(R0x0600)			(0x0000)
R1538	test_data_red	0000 dddd dddd dddd	0
(R0x0602)			(0x0000)
R1540	test_data_greenr	0000 dddd dddd dddd	0
(R0x0604)			(0x0000)
R1542	test_data_blue	0000 dddd dddd dddd	0
(R0x0606)			(0x0000)
R1544	test_data_greenb	0000 dddd dddd dddd	0
(R0x0608)			(0x0000)
R1546	horizontal_cursor_width	0000 dddd dddd dddd	0
(R0x060A)			(0x0000)
R1548	horizontal_cursor_position	0000 dddd dddd dddd	0
(R0x060C)			(0x0000)
R1550	vertical_cursor_width	0000 dddd dddd dddd	0
(R0x060E)			(0x0000)



Table 1: SMIA Configuration (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R1552 (R0x0610)	vertical_cursor_position	0000 dddd dddd dddd	0 (0x0000)

SMIA Parameter Limits Register List

Table 2: SMIA Parameter Limits

1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R4096	integration_time_capability	0000 0000 0000 000?	1
(R0x1000)			(0x0001)
R4100 (R0x1004)	coarse_integration_time_min	dddd dddd dddd dddd	0 (0x0000)
R4102	coarse_integration_time_max_margin	dddd dddd dddd dddd	(0,0000)
(R0x1006)	coarse_integration_time_inax_margin	dada dada dada dada	(0x0001)
R4104 (R0×1008)	fine_integration_time_min	dddd dddd dddd dddd	1010 (0x03F2)
R4106 (R0x100A)	fine_integration_time_max_margin	dddd dddd dddd dddd	638 (0x027E)
R4224 (R0x1080)	digital_gain_capability	0000 0000 0000 000?	1 (0x0001)
R4228 (R0x1084)	digital_gain_min	???? ???? ???? ????	256 (0x0100)
R4230 (R0x1086)	digital_gain_max	???? ???? ???? ????	1792 (0x0700)
R4232 (R0x1088)	digital_gain_step_size	???? ???? ???? ????	256 (0x0100)
R4352 (R0x1100)	min_ext_clk_freq_mhz_1	???? ???? ???? ????	16384 (0x4000)
R4354 (R0x1102)	min_ext_clk_freq_mhz_2	????? ????? ?????	0 (0x0000)
R4356 (R0x1104)	max_ext_clk_freq_mhz_1	???? ???? ???? ????	17024 (0x4280)
R4358 (R0x1106)	max_ext_clk_freq_mhz_2	???? ???? ???? ????	0 (0x0000)
R4360 (R0x1108)	min_pre_pll_clk_div	???? ???? ???? ????	1 (0x0001)
R4362 (R0x110A)	max_pre_pll_clk_div	????? ????? ?????	64 (0x0040)
R4364 (R0x110C)	min_pll_ip_freq_mhz_1	???? ???? ???? ????	16512 (0x4080)
R4366 (R0×110E)	min_pll_ip_freq_mhz_2	???? ???? ???? ????	0 (0x0000)
R4368 (R0x1110)	max_pll_ip_freq_mhz_1	???? ???? ????	16832 (0x41C0)



Table 2:

SMIA Parameter Limits (continued)1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R4370	max_pll_ip_freq_mhz_2	???? ???? ????	0
(R0x1112)			(0x0000)
R4372	min_pll_multiplier	???? ???? ????	32
(R0x1114)			(0x0020)
R4374	max_pll_multiplier	???? ???? ????	128
(R0x1116)			(0x0080)
R4376	min_pll_op_freq_mhz_1	???? ???? ????	17344
(R0x1118)			(0x43C0)
R4378	min_pll_op_freq_mhz_2	???? ???? ????	0
(R0x111A)			(0x0000)
R4380	max pll op freq mhz 1	???? ???? ????	17472
(R0x111C)			(0x4440)
R4382	max pll op freq mhz 2	???? ???? ???? ????	0
(R0×111E)			(0x0000)
R4384	min vt sys clk div	???? ???? ???? ????	1
(R0x1120)	/		(0x0001)
R4386	max vt sys clk div	???? ???? ???? ????	8
(R0x1122)	1 = 1=91=1		(0x0008)
R4388	min vt sys clk freq mhz 1	???? ???? ???? ????	16832
(R0x1124)			(0x41C0)
R4390	min vt sys clk freq mhz 2	???? ???? ???? ????	0
(R0x1126)	vc_3y3_c.xr.eq2_2		(0x0000)
R4392	max vt sys clk freq mhz 1	2777 2777 2777	17472
(R0x1128)	11dx_ve_3y3_cik_11eq_11112_1		(0x4440)
R4394	max vt sys clk freq mhz 2	???? ???? ????	0
(R0x112A)	max_vc_sys_cik_neq_milz_z		(0x0000)
R4396	min vt pix clk freq mhz 1	???? ???? ????	16409
(R0x112C)	mm_vt_pix_cik_neq_mmz_i		(0x4019)
R4398	min vt pix clk freq mhz 2	???? ???? ????	39322
(R0x112E)	mm_vt_pix_cik_neq_mmz_z	''''	(0x999A)
R4400	max vt pix clk freq mhz 1	???? ???? ????	17088
(R0x1130)	max_vt_pix_cik_freq_miz_i		(0x42C0)
R4402	max vt pix clk freq mhz 2	7777 7777 7777	0,4200)
(R0x1132)	max_vt_pix_cik_freq_minz_z		(0x0000)
R4404	main of miss alls diss	???? ???? ????	2
(R0x1134)	min_vt_pix_clk_div	***************************************	-
		2222 2222 2222	(0x0002)
R4406	max_vt_pix_clk_div	7777 7777 7777	8 (0v0008)
(R0x1136)	mater Conson London P		(0x0008)
R4416	min_frame_length_lines	dddd dddd dddd dddd	81
(R0x1140)			(0x0051)
R4418	max_frame_length_lines	dddd dddd dddd dddd	65535
(R0x1142)			(0xFFFF)
R4420	min_line_length_pck	dddd dddd dddd dddd	1648
(R0x1144)			(0x0670)
R4422	max_line_length_pck	dddd dddd dddd dddd	65534
(R0x1146)			(0xFFFE)
R4424	min_line_blanking_pck	dddd dddd dddd dddd	1134
(R0×1148)			(0x046E)



Table 2:

SMIA Parameter Limits (continued)1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R4426	min_frame_blanking_lines	dddd dddd dddd dddd	79
(R0x114A)			(0x004F)
R4448	min_op_sys_clk_div	???? ???? ????	1
(R0x1160)			(0x0001)
R4450	max_op_sys_clk_div	???? ???? ????	1
(R0x1162)			(0x0001)
R4452	min_op_sys_clk_freq_mhz_1	???? ???? ????	16793
(R0x1164)			(0x4199)
R4454	min_op_sys_clk_freq_mhz_2	???? ???? ????	39322
(R0x1166)			(0x999A)
R4456	max_op_sys_clk_freq_mhz_1	???? ???? ????	17472
(R0x1168)			(0x4440)
R4458	max_op_sys_clk_freq_mhz_2	???? ???? ????	0
(R0x116A)			(0x0000)
R4460	min_op_pix_clk_div	???? ???? ????	8
(R0x116C)			(0x0008)
R4462	max_op_pix_clk_div	???? ???? ????	12
(R0x116E)			(0x000C)
R4464	min_op_pix_clk_freq_mhz_1	???? ???? ????	16409
(R0x1170)			(0x4019)
R4466	min_op_pix_clk_freq_mhz_2	???? ???? ????	39322
(R0x1172)			(0x999A)
R4468	max_op_pix_clk_freq_mhz_1	???? ???? ????	17088
(R0x1174)			(0x42C0)
R4470	max_op_pix_clk_freq_mhz_2	???? ???? ????	0
(R0x1176)			(0x0000)
R4480	x_addr_min	???? ???? ????	24
(R0x1180)			(0x0018)
R4482	y_addr_min	???? ???? ????	0
(R0x1182)			(0x0000)
R4484	x_addr_max	???? ???? ????	3879
(R0x1184)			(0x0F27)
R4486	y_addr_max	???? ???? ????	2763
(R0x1186)			(0x0ACB)
R4544	min_even_inc	???? ???? ????	1
(R0x11C0)			(0x0001)
R4546	max_even_inc	???? ???? ????	1
(R0x11C2)			(0x0001)
R4548	min_odd_inc	???? ???? ???? ????	1
(R0x11C4)			(0x0001)
R4550	max_odd_inc	???? ???? ????	63
(R0x11C6)			(0x003F)
R4608	scaling_capability	0000 0000 0000 00??	2
(R0x1200)			(0x0002)
R4612	scaler_m_min	???? ???? ????	16
(R0x1204)			(0x0010)
R4614	scaler_m_max	???? ???? ????	128
(R0x1206)			(0x0080)



Table 2: SMIA Parameter Limits (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R4616	scaler_n_min	???? ???? ???? ????	16
(R0x1208)			(0x0010)
R4618	scaler_n_max	???? ???? ????	16
(R0x120A)			(0x0010)
R4864	compression_capability	0000 0000 0000 000?	1
(R0x1300)			(0x0001)
R5120	matrix_element_redinred	dddd dddd dddd dddd	578
(R0×1400)			(0x0242)
R5122	matrix_element_greeninred	dddd dddd dddd dddd	65280
(R0x1402)			(0xFF00)
R5124	matrix_element_blueinred	dddd dddd dddd dddd	65470
(R0x1404)			(0xFFBE)
R5126	matrix_element_redingreen	dddd dddd dddd dddd	65460
(R0x1406)			(0xFFB4)
R5128	matrix_element_greeningreen	dddd dddd dddd	512
(R0x1408)			(0x0200)
R5130	matrix_element_blueingreen	dddd dddd dddd dddd	65357
(R0x140A)			(0xFF4D)
R5132	matrix_element_redinblue	dddd dddd dddd dddd	65521
(R0x140C)			(0xFFF1)
R5134	matrix_element_greeninblue	dddd dddd dddd dddd	65332
(R0x140E)			(0xFF34)
R5136	matrix_element_blueinblue	dddd dddd dddd dddd	476
(R0x1410)			(0x01DC)

Manufacturer-Specific Register List

Table 3: Manufacturer-Specific

1 = read-only, always 1; 0 = read-only, always 0; d = programmable;? = read-only, dynamic

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12288 (R0x3000)	model_id_	dddd dddd dddd dddd	11265 (0x2C01)
R12290 (R0x3002)	y_addr_start_	0000 dddd dddd dddd	8 (0x0008)
R12292 (R0x3004)	x_addr_start_	0000 dddd dddd dddd	112 (0x0070)
R12294 (R0x3006)	y_addr_end_	0000 dddd dddd dddd	2755 (0x0AC3)
R12296 (R0x3008)	x_addr_end_	0000 dddd dddd dddd	3775 (0x0EBF)
R12298 (R0x300A)	frame_length_lines_	dddd dddd dddd dddd	2891 (0x0B4B)
R12300 (R0x300C)	line_length_pck_	dddd dddd dddd ddd0	7440 (0x1D10)
R12304 (R0x3010)	fine_correction	Oddd dddd dddd dddd	156 (0x009C)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12306 (R0x3012)	coarse_integration_time_	dddd dddd dddd dddd	16 (0x0010)
R12308 (R0x3014)	fine_integration_time_	dddd dddd dddd ddd0	1010 (0x03F2)
R12310 (R0x3016)	row_speed	0000 0ddd 0ddd 0ddd	289 (0x0121)
R12312 (R0x3018)	extra_delay	dddd dddd dddd ddd0	0 (0x0000)
R12314 (R0x301A)	reset_register	dd0d 0ddd dddd dddd	24 (0x0018)
R12316 (R0x301C)	mode_select_	0000 000d	0 (0x00)
R12317 (R0x301D)	image_orientation_	0000 00dd	0 (0x00)
R12318 (R0x301E)	data_pedestal_	0000 dddd dddd dddd	40 (0x0028)
R12321 (R0x3021)	software_reset_	0000 000d	0 (0x00)
R12322 (R0x3022)	grouped_parameter_hold_	0000 000d	0 (0x00)
R12323 (R0x3023)	mask_corrupted_frames_	0000 000d	0 (0x00)
R12324 (R0x3024)	pixel_order_	0000 00??	0 (0x00)
R12326 (R0x3026)	gpi_status	dddd dddd dddd ?????	65535 (0xFFFF)
R12328 (R0x3028)	analogue_gain_code_global_	0000 0000 dddd dddd	8 (0x0008)
R12330 (R0x302A)	analogue_gain_code_greenr_	0000 0000 dddd dddd	8 (0x0008)
R12332 (R0x302C)	analogue_gain_code_red_	0000 0000 dddd dddd	8 (0x0008)
R12334 (R0x302E)	analogue_gain_code_blue_	0000 0000 dddd dddd	8 (0x0008)
R12336 (R0x3030)	analogue_gain_code_greenb_	0000 0000 dddd dddd	8 (0x0008)
R12338 (R0x3032)	digital_gain_greenr_	0000 0ddd 0000 0000	256 (0x0100)
R12340 (R0x3034)	digital_gain_red_	0000 0000 bbb0 0000	256 (0x0100)
R12342 (R0x3036)	digital_gain_blue_	0000 0000 bbb0 0000	256 (0x0100)
R12344 (R0x3038)	digital_gain_greenb_	0000 0000 bbb0 0000	256 (0x0100)
R12346 (R0x303A)	smia_version_	????? ?????	10 (0x0A)
R12347 (R0x303B)	frame_count_	????? ?????	255 (0xFF)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12348	frame status	0000 0000 0000 00??	0
(R0x303C)	_		(0x0000)
R12352	read mode	dddd dddd dddd dddd	65
(R0x3040)	_		(0x0041)
R12358	flash	??dd dddd dddd 0000	1536
(R0x3046)			(0x0600)
R12360	flash_count	dddd dddd dddd dddd	8
(R0x3048)	_		(0x0008)
R12374	green1_gain	Oddd dddd dddd dddd	4160
(R0x3056)	0 0		(0x1040)
R12376	blue gain	Oddd dddd dddd dddd	4160
(R0x3058)			(0x1040)
R12378	red_gain	Oddd dddd dddd dddd	4160
(R0x305A)			(0x1040)
R12380	green2_gain	Oddd dddd dddd dddd	4160
(R0x305C)	С <u>—</u>		(0x1040)
R12382	global gain	Oddd dddd dddd dddd	4160
(R0x305E)	<u> </u>		(0x1040)
R12394	datapath status	0000 0000 00?d dddd	0
(R0x306A)	' -		(0x0000)
R12398	datapath select	dddd dddd ?ddd dddd	36992
(R0x306E)			(0x9080)
R12400	test pattern mode	0000 000d 0000 0ddd	0
(R0x3070)			(0x0000)
R12402	test data red	0000 dddd dddd dddd	0
(R0x3072)			(0x0000)
R12404	test_data_greenr_	0000 dddd dddd dddd	0
(R0x3074)	<u>-</u> 0		(0x0000)
R12406	test data blue	0000 dddd dddd dddd	0
(R0x3076)			(0x0000)
R12408	test data greenb	0000 dddd dddd dddd	0
(R0x3078)	0 _		(0x0000)
R12410	test_raw_mode	bb00 0000 0000 00dd	0
(R0x307A)	- -		(0x0000)
R12448	x_even_inc_	0000 0000 0000 000?	1
(R0x30A0)			(0x0001)
R12450	x odd inc	0000 0000 0000 dddd	1
(R0x30A2)			(0x0001)
R12452	y_even_inc_	0000 0000 0000 000?	1
(R0x30A4)) <u>-</u>		(0x0001)
R12454	y_odd_inc_	0000 0000 00dd dddd	1
(R0x30A6)	,_		(0x0001)
R12638	global_seq_trigger	dddd 0d?? 00dd 0ddd	0
(R0x315E)	0 · · · · <u>_</u> · · · · 00-·		(0x0000)
R12640	global rst end	dddd dddd dddd dddd	152
(R0x3160)	<u> </u>		(0x0098)
R12642	global_shutter_start	dddd dddd dddd dddd	168
(R0x3162)	0·		(0x00A8)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12644	global_shutter_start2	dddd dddd dddd dddd	0
(R0x3164)	~		(0x0000)
R12646	global read start	dddd dddd dddd dddd	184
(R0x3166)	~		(0x00B8)
R12648	global read start2	dddd dddd dddd dddd	0
(R0x3168)	0		(0x0000)
R12704	serial format descriptor 0	???? ???? ????	257
(R0x31A0)			(0x0101)
R12706	serial format descriptor 1	???? ???? ????	513
(R0x31A2)			(0x0201)
R12708	serial format descriptor 2	???? ???? ????	514
(R0x31A4)			(0x0202)
R12710	serial format descriptor 3	???? ???? ????	769
(R0x31A6)			(0x0301)
R12712	serial format descriptor 4	???? ???? ????	770
(R0x31A8)			(0x0302)
R12714	serial format descriptor 5	???? ???? ????	772
(R0x31AA)	' _		(0x0304)
R12716	serial format descriptor 6	???? ???? ???? ????	0
(R0x31AC)	' _		(0x0000)
R12720	frame preamble	0000 0000 dddd dddd	99
(R0x31B0)			(0x0063)
R12722	line preamble	0000 0000 dddd dddd	57
(R0x31B2)			(0x0039)
R12724	mipi timing 0	???? dddd dddd dddd	3415
(R0x31B4)	1 _ 0_		(0x0D57)
R12726	mipi timing 1	??dd dddd ??dd dddd	2832
(R0x31B6)	1 _ 0_		(0x0B10)
R12728	mipi timing 2	??dd dddd ??dd dddd	269
(R0x31B8)	1 _ 0_		(0x010D)
R12730	mipi timing 3	??dd dddd ?ddd dddd	1293
(R0x31BA)	1 _ 0_		(0x050D)
R12732	mipi timing 4	???? ???? ?ddd dddd	11
(R0x31BC)	1 _ 0_		(0x000B)
R12736	hispi_timing	Oddd dddd dddd dddd	0
(R0x31C0)	1 _ 0		(0x0000)
R12742	hispi control status	dddd dddd dddd dddd	32768
(R0x31C6)	1 2 2		(0x8000)
R12776	horizontal cursor position	0000 dddd dddd dddd	0
(R0x31E8)			(0x0000)
R12778	vertical cursor position	0000 dddd dddd dddd	0
(R0x31EA)	· · · · ·		(0x0000)
R12780	horizontal cursor width	0000 dddd dddd dddd	0
(R0x31EC)	· · · · · · · · · · · · · · · · · · ·		(0x0000)
R12782	vertical cursor width	0000 dddd dddd dddd	0
(R0x31EE)	<u></u>		(0x0000)
R12786	i2c ids mipi default	dddd dddd dddd dddd	28268
(R0x31F2)	pi_aciaaic		(0x6E6C)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12796	i2c_ids	dddd dddd dddd dddd	12320
(R0x31FC)			(0x3020)
R13824	p_gr_p0q0	dddd dddd dddd dddd	0
(R0x3600)			(0x0000)
R13826	p_gr_p0q1	dddd dddd dddd dddd	0
(R0x3602)			(0x0000)
R13828	p_gr_p0q2	dddd dddd dddd dddd	0
(R0x3604)			(0x0000)
R13830	p_gr_p0q3	dddd dddd dddd dddd	0
(R0x3606)			(0x0000)
R13832	p_gr_p0q4	dddd dddd dddd	0
(R0x3608)			(0x0000)
R13834	p_rd_p0q0	dddd dddd dddd	0
(R0x360A)			(0x0000)
R13836	p_rd_p0q1	dddd dddd dddd	0
(R0x360C)			(0x0000)
R13838	p_rd_p0q2	dddd dddd dddd	0
(R0x360E)			(0x0000)
R13840	p_rd_p0q3	dddd dddd dddd dddd	0
(R0x3610)			(0x0000)
R13842	p_rd_p0q4	dddd dddd dddd dddd	0
(R0x3612)			(0x0000)
R13844	p_bl_p0q0	dddd dddd dddd dddd	0
(R0x3614)	. = = .		(0x0000)
R13846	p_bl_p0q1	dddd dddd dddd dddd	0
(R0x3616)	. = = .		(0x0000)
R13848	p_bl_p0q2	dddd dddd dddd dddd	0
(R0x3618)	. = = .		(0x0000)
R13850	p_bl_p0q3	dddd dddd dddd dddd	0
(R0x361A)			(0x0000)
R13852	p_bl_p0q4	dddd dddd dddd dddd	0
(R0x361C)			(0x0000)
R13854	p_gb_p0q0	dddd dddd dddd dddd	0
(R0x361E)	5		(0x0000)
R13856	p_gb_p0q1	dddd dddd dddd dddd	0
(R0x3620)	5		(0x0000)
R13858	p_gb_p0q2	dddd dddd dddd dddd	0
(R0x3622)	1_0_1		(0x0000)
R13860	p_gb_p0q3	dddd dddd dddd dddd	0
(R0x3624)	1_0_1		(0x0000)
R13862	p_gb_p0q4	dddd dddd dddd dddd	0
(R0x3626)			(0x0000)
R13888	p_gr_p1q0	dddd dddd dddd dddd	0
(R0x3640)			(0x0000)
R13890	p_gr_p1q1	dddd dddd dddd dddd	0
(R0x3642)			(0x0000)
R13892	p_gr_p1q2	dddd dddd dddd dddd	0
(R0x3644)			(0x0000)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R13894	p_gr_p1q3	dddd dddd dddd dddd	0
(R0x3646)			(0x0000)
R13896	p_gr_p1q4	dddd dddd dddd dddd	0
(R0x3648)			(0x0000)
R13898	p_rd_p1q0	dddd dddd dddd	0
(R0x364A)			(0x0000)
R13900	p_rd_p1q1	dddd dddd dddd	0
(R0x364C)			(0x0000)
R13902	p_rd_p1q2	dddd dddd dddd	0
(R0x364E)			(0x0000)
R13904	p_rd_p1q3	dddd dddd dddd	0
(R0x3650)			(0x0000)
R13906	p_rd_p1q4	dddd dddd dddd	0
(R0x3652)			(0x0000)
R13908	p_bl_p1q0	dddd dddd dddd	0
(R0x3654)			(0x0000)
R13910	p_bl_p1q1	dddd dddd dddd	0
(R0x3656)			(0x0000)
R13912	p_bl_p1q2	dddd dddd dddd	0
(R0x3658)			(0x0000)
R13914	p_bl_p1q3	dddd dddd dddd	0
(R0x365A)			(0x0000)
R13916	p_bl_p1q4	dddd dddd dddd	0
(R0x365C)			(0x0000)
R13918	p_gb_p1q0	dddd dddd dddd	0
(R0x365E)			(0x0000)
R13920	p_gb_p1q1	dddd dddd dddd	0
(R0x3660)			(0x0000)
R13922	p_gb_p1q2	dddd dddd dddd	0
(R0x3662)			(0x0000)
R13924	p_gb_p1q3	dddd dddd dddd	0
(R0x3664)			(0x0000)
R13926	p_gb_p1q4	dddd dddd dddd	0
(R0x3666)			(0x0000)
R13952	p_gr_p2q0	dddd dddd dddd	0
(R0x3680)			(0x0000)
R13954	p_gr_p2q1	dddd dddd dddd dddd	0
(R0x3682)			(0x0000)
R13956	p_gr_p2q2	dddd dddd dddd dddd	0
(R0x3684)			(0x0000)
R13958	p_gr_p2q3	dddd dddd dddd dddd	0
(R0x3686)			(0x0000)
R13960	p_gr_p2q4	dddd dddd dddd dddd	0
(R0x3688)			(0x0000)
R13962	p_rd_p2q0	dddd dddd dddd dddd	0
(R0x368A)			(0x0000)
R13964	p_rd_p2q1	dddd dddd dddd dddd	0
(R0x368C)			(0x0000)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R13966	p rd p2q2	dddd dddd dddd dddd	0
(R0x368E)	' '		(0x0000)
R13968	p_rd_p2q3	dddd dddd dddd dddd	0
(R0x3690)	' '		(0x0000)
R13970	p_rd_p2q4	dddd dddd dddd dddd	0
(R0x3692)			(0x0000)
R13972	p_bl_p2q0	dddd dddd dddd dddd	0
(R0x3694)			(0x0000)
R13974	p_bl_p2q1	dddd dddd dddd dddd	0
(R0x3696)			(0x0000)
R13976	p_bl_p2q2	dddd dddd dddd dddd	0
(R0x3698)			(0x0000)
R13978	p_bl_p2q3	dddd dddd dddd dddd	0
(R0x369A)			(0x0000)
R13980	p_bl_p2q4	dddd dddd dddd dddd	0
(R0x369C)	· ·		(0x0000)
R13982	p_gb_p2q0	dddd dddd dddd dddd	0
(R0x369E)	1 = 0 = 1		(0x0000)
R13984	p_gb_p2q1	dddd dddd dddd dddd	0
(R0x36A0)	. == = .		(0x0000)
R13986	p_gb_p2q2	dddd dddd dddd dddd	0
(R0x36A2)	. == = .		(0x0000)
R13988	p_gb_p2q3	dddd dddd dddd dddd	0
(R0x36A4)	1 = 0 = 1		(0x0000)
R13990	p_gb_p2q4	dddd dddd dddd dddd	0
(R0x36A6)	. == = .		(0x0000)
R14016	p_gr_p3q0	dddd dddd dddd dddd	0
(R0x36C0)			(0x0000)
R14018	p_gr_p3q1	dddd dddd dddd dddd	0
(R0x36C2)			(0x0000)
R14020	p_gr_p3q2	dddd dddd dddd dddd	0
(R0x36C4)			(0x0000)
R14022	p_gr_p3q3	dddd dddd dddd dddd	0
(R0x36C6)			(0x0000)
R14024	p_gr_p3q4	dddd dddd dddd dddd	0
(R0x36C8)			(0x0000)
R14026	p_rd_p3q0	dddd dddd dddd dddd	0
(R0x36CA)			(0x0000)
R14028	p_rd_p3q1	dddd dddd dddd dddd	0
(R0x36CC)	· - - ·		(0x0000)
R14030	p_rd_p3q2	dddd dddd dddd dddd	0
(R0x36CE)	· - - ·		(0x0000)
R14032	p_rd_p3q3	dddd dddd dddd dddd	0
(R0x36D0)	· · ·		(0x0000)
R14034	p_rd_p3q4	dddd dddd dddd dddd	0
(R0x36D2)	· · ·		(0x0000)
R14036	p_bl_p3q0	dddd dddd dddd dddd	0
(R0x36D4)			(0x0000)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R14038	p_bl_p3q1	dddd dddd dddd dddd	0
(R0x36D6)			(0x0000)
R14040	p_bl_p3q2	dddd dddd dddd dddd	0
(R0x36D8)			(0x0000)
R14042	p_bl_p3q3	dddd dddd dddd dddd	0
(R0x36DA)			(0x0000)
R14044	p_bl_p3q4	dddd dddd dddd dddd	0
(R0x36DC)			(0x0000)
R14046	p_gb_p3q0	dddd dddd dddd dddd	0
(R0x36DE)			(0x0000)
R14048	p_gb_p3q1	dddd dddd dddd dddd	0
(R0x36E0)	, =		(0x0000)
R14050	p_gb_p3q2	dddd dddd dddd dddd	0
(R0x36E2)	, =		(0x0000)
R14052	p_gb_p3q3	dddd dddd dddd dddd	0
(R0x36E4)			(0x0000)
R14054	p gb p3q4	dddd dddd dddd dddd	0
(R0x36E6)			(0x0000)
R14080	p_gr_p4q0	dddd dddd dddd dddd	0
(R0x3700)	, 		(0x0000)
R14082	p_gr_p4q1	dddd dddd dddd dddd	0
(R0x3702)	, 		(0x0000)
R14084	p_gr_p4q2	dddd dddd dddd dddd	0
(R0x3704)	, 		(0x0000)
R14086	p_gr_p4q3	dddd dddd dddd dddd	0
(R0x3706)	, 		(0x0000)
R14088	p_gr_p4q4	dddd dddd dddd dddd	0
(R0x3708)	, 		(0x0000)
R14090	p_rd_p4q0	dddd dddd dddd dddd	0
(R0x370A)			(0x0000)
R14092	p_rd_p4q1	dddd dddd dddd dddd	0
(R0x370C)	· ·		(0x0000)
R14094	p_rd_p4q2	dddd dddd dddd dddd	0
(R0x370E)	, .		(0x0000)
R14096	p rd p4q3	dddd dddd dddd dddd	0
(R0x3710)	, .		(0x0000)
R14098	p_rd_p4q4	dddd dddd dddd dddd	0
(R0x3712)	' - - ' '		(0x0000)
R14100	p_bl_p4q0	dddd dddd dddd dddd	0
(R0x3714)	'' '		(0x0000)
R14102	p_bl_p4q1	dddd dddd dddd dddd	0
(R0x3716)	· - - '		(0x0000)
R14104	p_bl_p4q2	dddd dddd dddd dddd	0
(R0x3718)	'- - '		(0x0000)
R14106	p_bl_p4q3	dddd dddd dddd dddd	0
(R0x371A)	I _ 1 _F 17		(0x0000)
R14108	p_bl_p4q4	dddd dddd dddd dddd	0
(R0x371C)	r = r = r · 1 ·		(0x0000)



Table 3:

Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R14110 (R0x371E)	p_gb_p4q0	dddd dddd dddd	0 (0x0000)
R14112 (R0x3720)	p_gb_p4q1	dddd dddd dddd dddd	0 (0x0000)
R14114 (R0x3722)	p_gb_p4q2	dddd dddd dddd	0 (0x0000)
R14116 (R0x3724)	p_gb_p4q3	dddd dddd dddd dddd	0 (0x0000)
R14118 (R0x3726)	p_gb_p4q4	dddd dddd dddd dddd	0 (0x0000)
R14208 (R0x3780)	poly_sc_enable	d000 0000 0000 0000	0 (0x0000)
R14210 (R0x3782)	poly_origin_c	0000 dddd dddd dddd	0 (0x0000)
R14212 (R0x3784)	poly_origin_r	0000 dddd dddd dddd	0 (0x0000)



Register Descriptions

SMIA Configuration Register Description

Table 4: SMIA Configuration

R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
0	15:0	0x2C01	model_id (R/W)	N	N
R0x0000	This re	gister is an alia	as of R0x3000-1. Read-only. Can be made read/write by clearing R0x301A-B[3]	•	
2	7:0	0x20	revision_number (R/W)	Ν	N
R0x0002	Aptina	-assigned revi	sion number. Read-only. Can be made read/write by clearing R0x301A-B[3].		
3	7:0	0x06	manufacturer_id (RO)	Ν	N
R0x0003	Manuf	acturer ID assi	gned to Aptina. Read-only. Can be made read/write by clearing R0x301A-B[3].		
4	7:0	0x0A	smia_version (RO)	Ν	N
R0x0004	This re	gister is an alia	as of R0x303A. Read-only.		
5	7:0	0xFF	frame_count (RO)	Υ	N
R0x0005	This re	gister is an alia	as of R0x303B. Read-only.		
6	7:0	0x00	pixel_order (RO)	N	N
R0x0006	This re	gister is an alia	as of R0x3024. Read-only.		
8	15:0	0x0028	data_pedestal (R/W)	N	Υ
R0x0008	This re	gister is an alia	as of R0x301E-F. Read-only. Can be made read/write by clearing R0x301A-B[3]		
64	7:0	0x01	frame_format_model_type (RO)	N	N
R0x0040	Type 1	. 2-byte Gener	ic Frame Format Description. Read-only.		
65	7:0	0x12	frame_format_model_subtype (RO)	N	N
R0x0041	Numbe	er of descripto	rs: 1 X (column) descriptor and two Y (row) descriptors. Read-only.		
66	15:0	0x5E50	frame_format_descriptor_0 (RO)	Υ	N
R0x0042			0] of this register reflect the current value of x_output_size[11:0]. Upper 4 bits Read-only, dynamic.	is the pix	cel code;
68	15:0	0x1002	frame_format_descriptor_1 (RO)	Υ	N
R0x0044	image.		al operation, returns 0x1002 to indicate that 2 rows of embedded data are predata is disabled (by selecting the PN9 test pattern using Reg0x3070-1) this reg		
70	15:0	0x5ABC	frame_format_descriptor_2 (RO)	Υ	Ν
R0x0046			0] of this register reflect the current value of y_output_size[11:0]. Upper 4 bits Read-only, dynamic.	is the pix	æl code;
72	15:0	0x0000	frame_format_descriptor_3 (RO)	Ν	N
R0x0048	Read-o	nly.			
74	15:0	0x0000	frame_format_descriptor_4 (RO)	N	N
R0x004A	Read-o	only.			
76	15:0	0x0000	frame_format_descriptor_5 (RO)	N	N
R0x004C	Read-o				
78	15:0	0x0000	frame format descriptor 6 (RO)	N	N
R0x004E	Read-o	nly.			
80	15:0	0x0000	frame_format_descriptor_7 (RO)	N	N
R0x0050	Read-o	only.	= : =		
			f f d	N.I.	N.I
82	15:0	0x0000	frame format descriptor 8 (RO)	N	N



Table 4: **SMIA Configuration (continued)** R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
84	15:0	0x0000	frame_format_descriptor_9 (RO)	N	N
R0x0054	Read-o	nly.			
86	15:0	0x0000	frame_format_descriptor_10 (RO)	N	N
R0x0056	Read-o	nly.			
88	15:0	0x0000	frame_format_descriptor_11 (RO)	N	N
R0x0058	Read-o	nly.		ı	
90	15:0	0x0000	frame format descriptor 12 (RO)	N	N
R0x005A	Read-o	nly.			
92	15:0	0x0000	frame_format_descriptor_13 (RO)	N	N
R0x005C	Read-o			<u> </u>	
94	15:0	0x0000	frame_format_descriptor_14 (RO)	N	N
R0x005E	Read-o		Traine_totthat_descriptor_1 (key	.,	
128	15:0	0x0001	analogue gain capability (RO)	N	N
R0x0080			on of separate (per-color) analog gain control. The sensor supports both global		
			ntrol. Read-only.	ана эсраі	atc (pci
132	15:0	0x0008	analogue_gain_code_min (RO)	N	N
R0x0084		um gain code.	·	.,	
134	15:0	0x00FF	analogue_gain_code_max (RO)	N	N
R0x0086		um gain code	1 2 = = =	.,	
136	15:0	0x0001	analogue gain code step (RO)	N	N
R0x0088		ode step size.	0 =0 = 1 1 7	IN	
138	15:0	0x0000	analogue_gain_type (RO)	N	N
R0x008A			ranalog gain coding type 0 (baseline SMIA). Read-only.	IN	IN
140	15:0	0x0001		N	N
R0x008C			analogue_gain_m0 (RO)	IN	IN
	·		in equation. Read-only.	N.	N.
142 R0x008E	15:0	0x0000	analogue_gain_c0 (RO)	N	N
			in equation. Read-only.		
144 R0x0090	15:0	0x0000	analogue_gain_m1 (RO)	N	N
	-		in equation. Read-only.		
146	15:0	0x0008	analogue_gain_c1 (RO)	N	N
R0x0092			in equation. Read-only.	1	
192	7:0	0x01	data_format_model_type (RO)	N	N
R0x00C0			2-byte data format. Read-only.		
193	7:0	0x05	data_format_model_subtype (RO)	N	N
R0x00C1		es the provisi	on of 3 data format descriptors. Read-only.		
194	15:0	0x0A0A	data_format_descriptor_0 (RO)	N	N
R0x00C2	Indicat	es support foi	RAW10, uncompressed data format. Read-only.		
196	15:0	0x0808	data_format_descriptor_1 (RO)	N	N
R0x00C4	Indicat only.	es support foi	RAW8 data format in which the two LSB of each 10-bit pixel data value are di	scarded. R	ead-
198	15:0	0x0A08	data format descriptor 2 (RO)	N	N
R0x00C6			RAW8 data format in which each 10-bit pixel data value is compressed to an		
	only.			o Dit Valu	NEdU
200	15:0	0x0C0C	data_format_descriptor_3 (RO)	N	Ν
R0x00C8	Read-o	nly.			



Table 4:

SMIA Configuration (continued) R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
202	15:0	0x0C08	data_format_descriptor_4 (RO)	N	N		
R0x00CA	Read-o	nly.					
204	15:0	0x0000	data_format_descriptor_5 (RO)	N	N		
R0x00CC	Read-c	nly.					
206	15:0	0x0000	data_format_descriptor_6 (RO)	N	N		
R0x00CE	Read-c	nly.					
256	7:0	0x00	mode_select (R/W)	Υ	N		
R0x0100	This re	gister field is a	nn alias of R0x301A[2].				
257	7:0	0x00	image_orientation (R/W)		·		
R0x0101	7:2	Х	Reserved		·		
	1	0x00	image_orientation_vertical_flip This register field is an alias of R0x3040-1[15].	Y	YM		
	0	0x00	image_orientation_horizontal_mirror This register field is an alias of R0x3040-1[14].	Y	YM		
259	7:0	0x00	software_reset (R/W)	N	Υ		
R0x0103	This re	gister field is a	nn alias of R0x301A-B[0].	l .			
260	7:0	0x00	grouped_parameter_hold (R/W)	N	N		
R0x0104	This re	gister field is a	nn alias of R0x301A-B[15].	l .			
261	7:0	0x00	mask_corrupted_frames (R/W)	N	Υ		
R0x0105	This re	gister field is a	nn alias of R0x301A-B[9].	l .			
272	7:0	0x00	ccp2_channel_identifier (R/W)	Υ	N		
R0x0110	When :	When the CCP2 serial pixel data interface is in use, this 3-bit field supplies the DMA channel identifier that will be					
			2 embedded synchronization codes.				
			pixel data interface is in use, the low 2 bits of this 3-bit field supply the Virtua	al Channel	(VC)		
			Identifier (DI) byte which forms part of the short and long packet headers.				
273 R0x0111	7:0	0x01	ccp2_signalling_mode (R/W)	Υ	N		
	1: Use	Data/Strobe s	gnaling on the CCP2 serial interface. ignaling on the CCP2 serial interface.				
274	15:0	0x0C0C	ccp_data_format (R/W)	Υ	N		
R0x0112	[15:8]:	The bit-width	of the compressed pixel data of the uncompressed pixel data ster must match one of the valid data_format_descriptor registers (R0x00C2-	ROYOOC7)			
288	7:0	0x00	gain_mode (R/W)	N	N		
R0x0120			as no function.	.,			
512	15:0	0x03F2	fine_integration_time (R/W)	Υ	N		
R0x0200			grammed in units of pck. This register is an alias of R0x3014-5.				
514	15:0	0x0010	coarse integration time (R/W)	Υ	N		
R0x0202			grammed in units of line length pck. This register is an alias of R0x3012-3.	•			
516	15:0	0x0008	analogue gain code global (R/W)	Υ	N		
R0x0204			as of R0x3028-9.	'			
518	15:0	0x0008	analogue_gain_code_greenr (R/W)	Υ	N		
R0x0206			as of R0x302A-B.	_ '	- 14		
520	15:0	0x0008	analogue_gain_code_red (R/W)	Υ	N		
R0x0208			as of R0x302C-D.	ſ	IN		
522	15:0	0x0008		Υ	N		
R0x020A			analogue_gain_code_blue (R/W)	r			
NONUZUA	inis re	gister is an all	as of R0x302E-F.				



Table 4:

SMIA Configuration (continued) R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
524	15:0	0x0008	analogue_gain_code_greenb (R/W)	Υ	N
R0x020C	This re	gister is an alia	as of Reg0x3030-1.		
526	15:0	0x0100	digital_gain_greenr (R/W)	Υ	N
R0x020E	This re	gister is an alia	as of R0x3032-3.		
528	15:0	0x0100	digital_gain_red (R/W)	Υ	N
R0x0210	This re	gister is an alia	as of R0x3034-5.		
530	15:0	0x0100	digital_gain_blue (R/W)	Υ	N
R0x0212	This re	gister is an alia	as of Reg0x3036-7.		
532	15:0	0x0100	digital_gain_greenb (R/W)	Υ	N
R0x0214	This re	gister is an alia	as of Reg0x3038-9.		
768	15:0	0x0003	vt_pix_clk_div (R/W)	N	Υ
R0x0300	Clock d	livisor applied	to video timing system clock to generate video timing pixel clock.		
770	15:0	0x0001	vt_sys_clk_div (R/W)	N	N
R0x0302	Clock o	livisor applied	to PLL output clock to generate video timing system clock. Read-only.		
772	15:0	0x0002	pre_pll_clk_div (R/W)	N	Υ
R0x0304	Clock d	livisor applied	to EXTCLK to generate PLL input clock.		
774	15:0	0x0030	pll_multiplier (R/W)	N	Υ
R0x0306	Clock r	nultiplier appl	ied to PLL input clock.	1	
776	15:0	0x000C	op_pix_clk_div (R/W)	N	Υ
R0x0308	Clock d	livisor applied	to the output system clock to generate the output pixel clock.	1	
778	15:0	0x0001	op_sys_clk_div (R/W)	N	Υ
R0x030A	Clock d	livisor applied	to PLL output clock to generate output system clock. Read-only.	1	
832	15:0	0x0B4B	frame_length_lines (R/W)	Υ	YM
R0x0340	This re	gister is an alia	as of R0x300A-B.		
834	15:0	0x1D10	line length pck (R/W)	Υ	YM
R0x0342	This re	gister is an alia	as of R0x300C-D.	· L	
836	15:0	0x0070	x_addr_start (R/W)	Υ	N
R0x0344	This re	gister is an alia	as of R0x3004-5.	1	
838	15:0	0x0008	y addr start (R/W)	Υ	YM
R0x0346	This re	gister is an alia	as of R0x3002-5.		
840	15:0	0x0EBF	x addr end (R/W)	Υ	N
R0x0348	This re	gister is an alia	as of R0x3008-9.		
842	15:0	0x0AC3	y_addr_end (R/W)	Υ	YM
R0x034A	This re	gister is an alia	as of R0x3006-7.		
844	15:0	0x0E50	x output size (R/W)	Υ	N
R0x034C	Set X o	utput size of d	isplayed image. Bit[0] is read-only 0. The default value of this register is set to	be consist	ent with
			x_addr_end and x_addr_start.		
846	15:0	0x0ABC	y_output_size (R/W)	Υ	N
R0x034E	Set Y o	utput size of t	he displayed image. Bit[0] is read-only 0. The default value of this registers se	t to be con	sistent
			es of y_addr_end and y_addr_start. The output image will have two addition	al rows co	ntaining
	embed		ccordance with the frame format descriptors.		
896	15:0	0x0001	x_even_inc (RO)	N	N
R0x0380	Read-o	nly. The fixed	value of 1 constrains subsampling operation to use adjacent pixels of a pixel	quad.	
898	15:0	0x0001	x_odd_inc (R/W)	Υ	YM
R0x0382	This re	gister field is a	n alias of R0x3040-1[8:6].		



Table 4:

SMIA Configuration (continued) R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
900	15:0	0x0001	y_even_inc (RO)	N	N
R0x0384	Read-o	nly. The fixed	value of 1 constrains subsampling operation to use adjacent pixels of a pixel α	quad.	
902	15:0	0x0001	y_odd_inc (R/W)	Υ	YM
R0x0386	This re	gister field is a	n alias of R0x3040-1[5:0].		
1024	15:0	0x0000	scaling_mode (R/W)	Υ	N
R0x0400	1: Enab		scaling and vertical scaling		
1026	15:0	0x0000	spatial_sampling (R/W)	Υ	N
R0x0402		er sampling ited sampling			
1028	15:0	0x0010	scale_m (R/W)	Υ	N
R0x0404	Scale fa	actor M.		•	
1030	15:0	0x0010	scale_n (RO)	N	N
R0x0406	Scale fa	actor N. Read-	only.		
1280	15:0	0x0001	compression_mode (RO)	N	Υ
	and the This re	erefore this re	the algorithm that is to be used for compression. The sensor only supports a significant is read-only. the control whether data compression is enabled; that is controlled by the ccp_c 3).		
1536	15:0	0x0000	test_pattern_mode (R/W)	N	Υ
R0x0600	This re	gister is an alia	as of R0x3070-1.		
1538	15:0	0x0000	test_data_red (R/W)	N	Υ
R0x0602	This re	gister is an alia	as of R0x3072-3.	•	
1540	15:0	0x0000	test_data_greenr (R/W)	N	Υ
R0x0604	This re	gister is an alia	as of Reg0x3074-5.		
1542	15:0	0x0000	test_data_blue (R/W)	N	Υ
R0x0606	This re	gister is an alia	as of R0x3076-7.		
1544	15:0	0x0000	test_data_greenb (R/W)	N	Υ
R0x0608			as of R0x3078-8.		
1546			horizontal_cursor_width (R/W)	N	N
R0x060A	This re	<u> </u>	as of R0x31EC-D.	_	
1548	15:0	0x0000	horizontal_cursor_position (R/W)	N	N
R0x060C		<u> </u>	as of R0x31E8-9.	1	
1550	15:0	0x0000	vertical_cursor_width (R/W)	N	N
R0x060E			as of R0x31EE-F.	T	
1552	15:0	0x0000	vertical_cursor_position (R/W)	N	N
R0x0610	This re	gister is an ali	as of R0x31EA-B.		



SMIA Parameter Limits Register Description

Table 5: SMIA Parameter Limits

R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
4096	15:0	0x0001	integration_time_capability (RO)	N	N
R0x1000		es the provision	on of coarse and fine integration time control. Read-only. Can be made read/w	rite by cle	aring
4100	15:0	0x0000	coarse_integration_time_min (R/W)	N	N
R0x1004	The mi	nimum coarse	integration time. Read-only. Can be made read/write by clearing R0x301A-B[3].	
4102	15:0	0x0001	coarse_integration_time_max_margin (R/W)	N	N
R0x1006	Can be	made read/w	e integration time is (frame_length_lines - coarse_integration_time_max_ma rite by clearing R0x301A-B[3]. nit can be broken.	rgin). Rea	d-only.
4104	15:0	0x03F2	fine_integration_time_min (R/W)	N	N
R0x1008	The mi	nimum fine ir	tegration time. Read-only. Can be made read/write by clearing R0x301A-B[3].		
4106	15:0	0x027E	fine_integration_time_max_margin (R/W)	N	N
R0x100A			ntegration time is (line_length_pck - fine_integration_time_max_margin). Recelearing R0x301A-B[3].	ad-only. C	an be
4224	15:0	0x0001	digital_gain_capability (RO)	N	N
R0x1080	Indicat	es the provision	on of separate (per-color) digital gain control. Read-only.		
4228	15:0	0x0100	digital_gain_min (RO)	Ν	N
R0x1084	UFIX16	. Minimum va	llue of digital gain is 1.0. Read-only.		
4230	15:0	0x0700	digital_gain_max (RO)	N	N
R0x1086	UFIX16	. Maximum v	alue of digital gain is 7.0. Read-only.		
4232	15:0	0x0100	digital_gain_step_size (RO)	N	N
R0x1088	UFIX16	. Step size for	digital gain is 1.0. Read-only.		
4352	15:0	0x4000	min_ext_clk_freq_mhz_1 (RO)	N	N
R0x1100	FLP32.	Minimum ext	ernal clock frequency into PLL is 2.0 MHz. Read-only.		
4354	15:0	0x0000	min_ext_clk_freq_mhz_2 (RO)	N	N
R0x1102	FLP32.	Minimum ext	ernal clock frequency into PLL is 2.0 MHz. Read-only.		
4356	15:0	0x4280	max_ext_clk_freq_mhz_1 (RO)	N	N
R0x1104	FLP32.	Maximum ex	ernal clock frequency into PLL is 64.0 MHz. Read-only.		
4358	15:0	0x0000	max_ext_clk_freq_mhz_2 (RO)	N	N
R0x1106	FLP32.	Maximum ex	ernal clock frequency into PLL is 64.0 MHz. Read-only.		
4360	15:0	0x0001	min_pre_pll_clk_div (RO)	N	N
R0x1108	Minim	um clock divis	or applied to PLL input clock. Read-only.		
4362	15:0	0x0040	max_pre_pll_clk_div (RO)	N	N
R0x110A	Maxim	um clock divis	or applied to PLL input clock. Read-only.		
4364	15:0	0x4080	min_pll_ip_freq_mhz_1 (RO)	N	N
R0x110C	FLP32.	Minimum clo	k frequency into the PFD of the PLL is 4.0 MHz. Read-only.		
4366	15:0	0x0000	min_pll_ip_freq_mhz_2 (RO)	N	N
R0x110E	FLP32.	Minimum clo	k frequency into the PFD of the PLL is 4.0 MHz. Read-only.		
4368	15:0	0x41C0	max_pll_ip_freq_mhz_1 (RO)	N	N
R0x1110	FLP32.	Maximum clo	ck frequency into the PFD of the PLL is 24 MHz. Read-only.		
4370	15:0	0x0000	max_pll_ip_freq_mhz_2 (RO)	N	N
R0x1112	FLP32.	Maximum clo	ck frequency into the PFD of the PLL is 24 MHz. Read-only.		



MT9J003: Registers Register Descriptions

SMIA Parameter Limits (continued) R/W (Read or Write) bit; RO (Read Only) bit Table 5:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
4372	15:0	0x0020	min_pll_multiplier (RO)	N	Ν
R0x1114	Minim	um multiplier	applied by PLL. Read-only.	•	
4374	15:0	0x0180	max_pll_multiplier (RO)	N	N
R0x1116	Maxim	um multipliei	applied by PLL. Read-only.	•	
4376	15:0	0x43C0	min_pll_op_freq_mhz_1 (RO)	N	N
R0x1118	FLP32.	Minimum out	put frequency supported by the PLL is 384.0 MHz. Read-only.	•	
4378	15:0	0x0000	min_pll_op_freq_mhz_2 (RO)	N	N
R0x111A	FLP32.	Minimum out	put frequency supported by the PLL is 384.0 MHz. Read-only.	•	
4380	15:0	0x4440	max_pll_op_freq_mhz_1 (RO)	N	N
R0x111C	FLP32.	Maximum ou	tput frequency supported by the PLL is 768.0 MHz. Read-only.		
4382	15:0	0x0000	max_pll_op_freq_mhz_2 (RO)	N	N
R0x111E	FLP32.	Maximum ou	tput frequency supported by the PLL is 768.0 MHz. Read-only.	1	
4384	15:0	0x0001	min vt sys clk div (RO)	N	N
R0x1120	The vid	leo timing sys	clk has a fixed divisor. Read-only.	I	
4386	15:0	0x0001	max vt sys clk div (RO)	N	N
R0x1122	The vid	leo timing sys	clk has a fixed divisor. Read-only.	I	
4388	15:0	0x41C0	min vt sys clk freq mhz 1 (RO)	N	N
R0x1124	FLP32.		quency for the video timing sys clk is 24.0 MHz.	Į.	
4390	15:0	0x0000	min vt sys clk freq mhz 2 (RO)	N	N
R0x1126			quency for the video timing sys clk is 24.0 MHz.		
4392	15:0	0x4440	max vt sys clk freq mhz 1 (RO)	N	N
R0x1128			for the video timing sys_clk is 768.0 MHz. Read-only.		
4394	15:0	0x0000	max vt sys clk freq mhz 2 (RO)	N	N
R0x112A			for the video timing sys clk is 768.0 MHz. Read-only.		
4396	15:0	0x4019	min vt pix clk freq mhz 1 (RO)	N	N
R0x112C			quency for video timing pix clk is 2.4 MHz. Read-only.		
4398	15:0	0x999A	min vt pix clk freq mhz 2 (RO)	N	N
R0x112E			quency for video timing pix_clk is 2.4 MHz. Read-only.		- 14
4400	15:0	0x42C0	max vt pix clk freq mhz 1 (RO)	N	N
R0x1130			quency for video timing pix clk is 80.0 MHz. Read-only.	11	14
4402	15:0	0x0000	max vt pix clk freq mhz 2 (RO)	N	N
R0x1132			quency for video timing pix_clk is 80.0 MHz. Read-only.		14
4404	15:0	0x0004	min vt pix clk div (RO)	N	N
R0x1134			the video timing pix_clk. Read-only.	IN	IN
4406		0x0006	max vt pix clk div (RO)	N	N
R0x1136	15:0		<u> </u>	IN	IN
			the video timing pix_clk. Read-only.	N	N
4416 R0x1140	15:0	0x0091	min_frame_length_lines (R/W)	N	N
		`	gth. Read-only. Can be made read/write by clearing R0x301A-B[3].	N 1	A 1
4418 POv1142	15:0	0xFFFF	max_frame_length_lines (R/W)	N i.a. fi ald i	N
R0x1142			gth. The maximum frame length is only constrained by the size of the read/w register (16-bits). Read-only. Can be made read/write by clearing R0x301A-B[n the
4420	15:0	0x0670	min_line_length_pck (R/W)	N	N
R0x1144	Minim	um line length	n. Read-only. Can be made read/write by clearing R0x301A-B[3].		



MT9J003: Registers Register Descriptions

Table 5: **SMIA Parameter Limits (continued)** R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
4422	15:0	0xFFFE	max_line_length_pck (R/W)	N	N
R0x1146			n. The maximum line length is only constrained by the size of the read/write f ster (16 bits). Read-only. Can be made read/write by clearing R0x301A-B[3].	ield in the	!
4424	15:0	0x046E	min_line_blanking_pck (R/W)	N	N
R0x1148	Minim	um line blanki	ng time. Read-only. Can be made read/write by clearing Reg0x301A-B[3].		
4426	15:0	0x008F	min_frame_blanking_lines (R/W)	N	N
R0x114A	Minim		iking time. Read-only. Can be made read/write by clearing Reg0x301A-B[3].		
4448	15:0	0x0001	min_op_sys_clk_div (RO)	N	N
R0x1160			the output sys_clk. Read-only.	1	
4450	15:0	0x0001	max_op_sys_clk_div (RO)	N	N
R0x1162			the output sys_clk. Read-only.	1	
4452	15:0	0x4199	min_op_sys_clk_freq_mhz_1 (RO)	N	N
R0x1164			uency for output sys_clk is 19.2 MHz. Read-only.	1	
4454	15:0	0x999A	min_op_sys_clk_freq_mhz_2 (RO)	N	N
R0x1166			uency for output sys_clk is 19.2 MHz. Read-only.		
4456	15:0	0x4440	max_op_sys_clk_freq_mhz_1 (RO)	N	N
R0x1168			quency for output sys_clk is 768.0 MHz. Read-only.		
4458	15:0	0x0000	max_op_sys_clk_freq_mhz_2 (RO)	N	N
R0x116A	FLP32.	Maximum free	quency for output sys_clk is 768.0 MHz. Read-only.		
4460	15:0	0x0008	min_op_pix_clk_div (RO)	N	N
R0x116C			output pix_clk. Read-only.		
4462	15:0	0x000C	max_op_pix_clk_div (RO)	N	N
R0x116E			output pix_clk. Read-only.		
4464	15:0	0x4019	min_op_pix_clk_freq_mhz_1 (RO)	N	N
R0x1170	FLP32.	Minimum fred	uency for output pix_clk is 2.4 MHz. Read-only.		
4466	15:0	0x999A	min_op_pix_clk_freq_mhz_2 (RO)	N	N
R0x1172	FLP32.		uency for output pix_clk is 2.4 MHz. Read-only.		
4468	15:0	0x42C0	max_op_pix_clk_freq_mhz_1 (RO)	N	N
R0x1174	FLP32.	Maximum fre	quency for output pix_clk is 96.0 MHz. Read-only.		
4470	15:0	0x0000	max_op_pix_clk_freq_mhz_2 (RO)	N	N
R0x1176	FLP32.	Maximum fre	quency for output pix_clk is 96.0 MHz. Read-only.		
4480	15:0	0x0018	x_addr_min (RO)	N	N
R0x1180	Minim	um value for x	_addr_start, x_addr_end. Read-only.		
4482	15:0	0x0000	y_addr_min (RO)	N	N
R0x1182	Minim	um value for y	_addr_start, y_addr_end. Read-only.		
4484	15:0	0x0F27	x_addr_max (RO)	N	N
R0x1184	Maxim	um value for >	c_addr_start, x_addr_end. Read-only.		
4486	15:0	0x0ACB	y_addr_max (RO)	N	N
R0x1186	Maxim	um value for y			
4544	15:0	0x0001	min_even_inc (RO)	N	N
R0x11C0	Minim	um value for ir	ncrement of even X/Y addresses when subsampling is enabled. Read-only.		
4546	15:0	0x0001	max_even_inc (RO)	N	N
R0x11C2	Maxim	um value for i	ncrement of even X/Y addresses when subsampling is enabled. Read-only.		
4548	15:0	0x0001	min_odd_inc (RO)	N	N
R0x11C4	Minim	um value for i	ncrement of odd X/Y addresses when subsampling is enabled. Read-only.		



MT9J003: Registers Register Descriptions

SMIA Parameter Limits (continued) R/W (Read or Write) bit; RO (Read Only) bit Table 5:

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
4550	15:0	0x003F	max_odd_inc (RO)	N	N		
R0x11C6	factor	is (1+odd_inc)	he maximum capability for the subsampling mode. The formula to understar /2. A value of 3 will lead to a skip2x. The available values in the x-direction a vailable values are 1, 3, 7, 15, 31, and 63.				
4608	15:0	0x0002	scaling_capability (RO)	N	N		
R0x1200	Indicat	es the provision	on of a full (horizontal and vertical) scaler. Read-only.				
4612	15:0	0x0010	scaler_m_min (RO)	N	N		
R0x1204	Indicat	es the minimu	ım M value for the scaler. Read-only.				
4614	15:0	0x0080	scaler_m_max (RO)	N	N		
R0x1206	Indicat	es the maxim	um M value for the scaler. Read-only.				
4616	15:0	0x0010	scaler_n_min (RO)	N	N		
R0x1208	Indicat	Indicates the minimum N value for the scaler. Read-only.					
4618	15:0	0x0010	scaler_n_max (RO)	N	N		
R0x120A	Indicat	es the maxim	um N value for the scaler. Read-only.	•			
4864	15:0	0x0001	compression_capability (RO)	N	N		
R0x1300	Indicat	es the capabil	ity for performing 10-bit to 8-bit pixel data compression. Read-only.	•			
5120	15:0	0x0242	matrix_element_redinred (R/W)	N	N		
R0x1400	Read-o	nly. Can be m	ade read/write by clearing R0x301A-B[3].	•			
5122	15:0	0xFF00	matrix_element_greeninred (R/W)	N	N		
R0x1402	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].		I.		
5124	15:0	0xFFBE	matrix_element_blueinred (R/W)	N	N		
R0x1404	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].	I	ı		
5126	15:0	0xFFB4	matrix_element_redingreen (R/W)	N	N		
R0x1406	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].	I	ı		
5128	15:0	0x0200	matrix element greeningreen (R/W)	N	N		
R0x1408	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].	I	ı		
5130	15:0	0xFF4D	matrix element blueingreen (R/W)	N	N		
R0x140A	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].		I		
5132	15:0	0xFFF1	matrix element redinblue (R/W)	N	N		
R0x140C	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].	1	ı		
5134	15:0	0xFF34	matrix element greeninblue (R/W)	N	N		
R0x140E	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].	1	I		
5136	15:0	0x01DC	matrix element blueinblue (R/W)	N	N		
R0x1410	Color-c	orrection mat	rix. Read-only. Can be made read/write by clearing R0x301A-B[3].	1	<u>I</u>		



Manufacturer-Specific Register Description

Table 6: Manufacturer-Specific

R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame			
12288	15:0	0x2C01	model_id_ (R/W)	N	N			
R0x3000	Model	Nodel ID. Read-only. Can be made read/write by clearing R0x301A-B[3].						
12290	15:0	0x0008	y_addr_start_ (R/W)	Υ	YM			
R0x3002		The first row of visible pixels to be read out (not counting any dark rows that may be read). To move the image window, set this register to the starting Y value.						
12292	15:0	0x0070	x_addr_start_ (R/W)	Υ	N			
R0x3004	image The mi recomi	window, set tl nimum value mended start o	isible pixels to be read out (not counting any dark columns that may be read) nis register to the starting X value. for x_addr is 24. This is the beginning of the 8x border pixels at each edge of the array is 32 and the recommended finish is 3872.	he array. 1	Γhe			
12294	15:0	0x0AC3	y_addr_end_ (R/W)	Υ	YM			
R0x3006			e pixels to be read out.					
12296	15:0	0x0EBF	x_addr_end_ (R/W)	Υ	N			
R0x3008	The m	The last column of visible pixels to be read out. The minimum value for x_addr is 24. This is the beginning of the 8x border pixels at each edge of the array. The recommended start of the array is 32 and the recommended finish is 3872.						
12298	15:0	0x0B4B	frame_length_lines_ (R/W)	Υ	YM			
R0x300A	The nu	mber of comp	lete lines (rows) in the output frame. This includes visible lines and vertical bla	al blanking lines.				
12300	15:0	0x1D10	line_length_pck_ (R/W)	Υ	YM			
R0x300C	The nu	mber of pixel	clock periods in one line (row) time. This includes visible pixels and horizontal	blanking	time.			
12304	15:0	0x009C	fine_correction (R/W)	N	Υ			
R0x3010	fine_ir This re	ntegration_tim gister should r	correction factor. This is an offset that is applied to the programmed value of the such that the actual integration time matches the integration time equation to the modified under normal operation, but must be modified when binning twider (pc_speed[2:0]) is used.	n.	d or the			
12306	15:0	0x0010	coarse_integration_time_(R/W)	Υ	N			
R0x3012	Integra	ation time spe	cified in multiples of line_length_pck					
12308	15:0	0x03F2	fine_integration_time_(R/W)	Υ	N			
R0x3014	Integra	gration time specified as a number of pixel clocks.						



MT9J003: Registers Register Descriptions

Table 6: **Manufacturer-Specific (continued)** R/W (Read or Write) bit; RO (Read Only) bit

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12310	15:0	0x0121	row_speed (R/W)		
R0x3016	15:11	Х	Reserved		
	10:8	0x01	row_speed_opclk_speed Slows down the output pixel clock frequency relative to the system clock frequency. A programmed value of N gives a output pixel clock period of N system clocks. Only values 1, 2 and 4 are supported. A value of 0 is illegal: it causes the clock to stop.	N	Ν
	7	Х	Reserved		
	6:4	0x02	row_speed_opclk_delay Number of half-system-clock-cycle increments to delay the rising edge of PIXCLK relative to transitions on FRAME_VALID, LINE_VALID, and DOUT.	N	N
	3	Χ	Reserved		
	2:0	0x01	row_speed_pixclk_speed Slows down the internal pixel clock frequency relative to the system clock frequency. A programmed value of N gives a pixel clock period of N system clocks. Only values 1, 2 and 4 are supported. A value of 0 is illegal: it causes the clock to stop.	Y	YM
12312	15:0	0x0000	extra_delay (R/W)	Υ	N
12314 R0x301A			e used to get a more exact frame rate. May affect the integration times of parts in time is less than 1 frame. reset_register (R/W) reset_register_grouped_parameter_hold	s of the in	nage N
		5,65	0: Update of many of the registers is synchronized to frame start. 1: Inhibit register updates; register changes will remain pending until this bit is returned to 0. When this bit is returned to 0, all pending register updates will be made on the next frame start.		
	14	0x00	reset_register_gain_insert 1: Gain values will al 0: Gain will not update if an integration time change is in progress.	N	Y
	13	Χ	Reserved		
	12	0x00	reset_register_smia_serialiser_dis This bit disables the SMIA high-speed serializer and differential output buffers.	N	N
	11	Х	Reserved		
	10	0x00	reset_register_restart_bad 1: A restart is forced any time a bad frame is detected. This can shorten the delay when waiting for a good frame, since the delay for masking out a bad frame will be the integration time rather than the full-frame time.	N	N
	9	0x00	reset_register_mask_bad 0: The sensor will produce bad (corrupted) frames as a result of some register changes. 1: Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame.	N	N



MT9J003: Registers Register Descriptions

Manufacturer-Specific (continued) R/W (Read or Write) bit; RO (Read Only) bit Table 6:

7654	0x00 0x00 0x00	reset_register_gpi_en 0: The primary input buffers associated with the GPI0, GPI1, GPI2, GPI3 inputs are powered down and the GPI cannot be used. 1: The input buffers are enabled and can be read through R0x3026-7. reset_register_parallel_en 0: The parallel data interface (Dout[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) is disabled and the outputs are placed in a high-impedance state. 1: The parallel data interface is enabled. The output signals can be switched between a driven and a high-impedance state using output-enable control. reset_register_drive_pins 0: The parallel data interface (Dout[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the configuration of R0x3026). 1: The parallel data interface is driven. This bit is "don't-care" unless bit[7]=1.	N N	N N
6	0x00	0: The parallel data interface (DouT[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) is disabled and the outputs are placed in a high-impedance state. 1: The parallel data interface is enabled. The output signals can be switched between a driven and a high-impedance state using output-enable control. reset_register_drive_pins 0: The parallel data interface (DouT[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the configuration of R0x3026). 1: The parallel data interface is driven.		
5		0: The parallel data interface (Dout[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the configuration of R0x3026). 1: The parallel data interface is driven.	N	N
	0x00			
4		Reserved		
	0x01	reset_register_stdby_eof 0: Transition to standby is synchronized to the end of a sensor row readout (held-off until LINE_VALID has fallen). 1: Transition to standby is synchronized to the end of a frame.	N	Y
3	0x01	reset_register_lock_reg Many SMIA registers that are specified as read-only are actually implemented as read/write registers. Clearing this bit allows such registers to be written.	N	N
2	0x00	reset_register_stream Setting this bit places the sensor in streaming mode. Clearing this bit places the sensor in a low power mode. Entry and exit from streaming mode can also be controlled from the signal interface.	Υ	N
1	0x00	reset_register_restart Setting this bit causes the sensor to truncate the current frame at the end of the current row and start resetting (integrating) the first row. The delay before the first valid frame is read out is equal to the integration time. Default value is zero.	N	Υ
0	0x00	reset_register_reset Setting this bit initiates a reset sequence: the frame being generated will be truncated. Default value is zero.	N	Y
7:0	0x00	mode_select_ (R/W)	Υ	N
				
7:2	0x00	image_orientation_vert_flip	Υ	YM
0	0x00	image_orientation_horiz_mirror	Υ	YM
15:0	0x0028	data_pedestal_ (R/W)	N	Υ
	7:0 This bit 7:0 7:2 1 0	1 0x00 0 0x00 7:0 0x00 This bit is an alias of 7:0 0x00 7:2 X 1 0x00 0 0x00 15:0 0x0028	2	2 0x00 reset_register_stream Setting this bit places the sensor in streaming mode. Clearing this bit places the sensor in a low power mode. Entry and exit from streaming mode can also be controlled from the signal interface. Y 1 0x00 reset_register_restart Setting this bit causes the sensor to truncate the current frame at the end of the current row and start resetting (integrating) the first row. The delay before the first valid frame is read out is equal to the integration time. Default value is zero. N 0 0x00 reset_register_reset Setting this bit initiates a reset sequence: the frame being generated will be truncated. Default value is zero. Y 7:0 0x00 mode_select_ (R/W) Y This bit is an alias of R0x301A-B[2]. Y 7:0 0x00 image_orientation_ (R/W) 7:2 X Reserved 1 0x00 image_orientation_vert_flip This bit is an alias of R0x3040[15]. Y 0 0x00 image_orientation_horiz_mirror This bit is an alias of R0x3040[14]. Y



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
12321	7:0	0x00	software_reset_ (R/W)	N	Υ		
R0x3021	This bi	t is an alias of	R0x301A-B[0].				
12322	7:0	0x00	grouped_parameter_hold_(R/W)	N	N		
R0x3022	This bi	t is an alias of	R0x301A-B[15].				
12323	7:0	0x00	mask_corrupted_frames_ (R/W)	N	N		
R0x3023	This bit is an alias of R0x301A-B[9].						
12324	7:0	0x00	pixel_order_ (RO)	N	N		
R0x3024	00: First row is GreenR/Red, first pixel is GreenR						
	01: First row is GreenR/Red, first pixel is Red						
	02: First row is Blue/GreenB, first pixel is Blue						
	03: First row is Blue/GreenB, first pixel is GreenB						
	The va	lue in this regi	ster changes as a function of R0x3040[1:0].				



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12326	15:0	0xFFFF	gpi_status (R/W)		
R0x3026	15:13	0x07	gpi_status_standby_pin_select Associate the standby function with an active-high input pin 0: Associate with GPI0 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: Standby function cannot be controlled by any pin Must be set to 7 if reset[8]=0.	N	N
	12:10	0x07	gpi_status_oe_n_pin_select Associate the output-enable function with an active-low input pin 0: Associate with GPI0 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6:Reserved 7: Output-enable function is not controlled by any pin Must be set to 7 if reset[8]=0.	N	N
	9:7	0x07	gpi_status_trigger_pin_select Associate the trigger function with an active-high input pin 0: Associate with GPI0 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: Trigger function is not controlled by any pin Must be set to 7 if R0x301A-B[8]=0.	N	N
	6:4	0x07	gpi_status_saddr_pin_select Associate the SADDR function with an active-high input pin 0: Associate with GPI0 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: SADDRR function is not controlled by any pin Must be set to 7 if R0x301A-B[8]=0.	N	N
	3	RO	gpi_status_gpi3 Read-only. Return the current state of the GPI3 input pin. Invalid if R0x301A-B[8]=0.	N	N
	2	RO	gpi_status_gpi2 Read-only. Return the current state of the GPI2 input pin. Invalid if R0x301A-B[8]=0.	N	N
	1	RO	gpi_status_gpi1 Read-only. Return the current state of the GPI1 input pin. Invalid if R0x301A-B[8]=0.	N	N
	0	RO	gpi_status_gpi0 Read-only. Return the current state of the GPI0 input pin. Invalid if Reg0x301A-B[8]=0.	N	N



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame				
12328	15:0	0x0008	analogue_gain_code_global_ (R/W)	Υ	N				
R0x3028	registe	Vriting a gain code to this register is equivalent to writing that code to each of the 4 color-specific gain code egisters. eading from this register returns the value most recently written to the analogue gain code greenR register.							
12330	15:0	0x0008	analogue_gain_code_greenr_(R/W)	ү	N				
R0x302A			n to this register sets the gain for green pixels on red/green rows of the pixel	·					
12332	15:0	0x0008	analogue gain code red (R/W)	Υ	N				
R0x302C		e gain code written to this register sets the gain for red pixels.							
12334	15:0	0x0008	analogue_gain_code_blue_ (R/W)	Υ	N				
R0x302E	The ga		n to this register sets the gain for blue pixels.						
12336	15:0	0x0008	analogue gain code greenb (R/W)	Υ	N				
R0x3030	The ga	in code writte	n to this register sets the gain for green pixels on blue/green rows of the pixel	array.					
12338	15:0	0x0100	digital gain greenr (R/W)	Y	N				
R0x3032			o green pixels on red/green rows of the pixel array. The value is an unsigned 8 e significant and are an alias of R0x3056[14:12].	3.8 fixed-p	oint				
12340	15:0	0x0100	digital_gain_red_ (R/W)	Υ	N				
R0x3034	Digital gain applied to red pixels of the pixel array. The value is an unsigned 8.8 fixed-point format. Bits [10:8] are significant and are an alias of R0x305A[14:12].								
12342	15:0	0x0100	digital_gain_blue_(R/W)	Υ	N				
R0x3036	Digital gain applied to blue pixels of the pixel array. The value is an unsigned 8.8 fixed-point format. Bits [10:8] are significant and are an alias of R0x3058[14:12].								
12344	15:0	0x0100	digital_gain_greenb_ (R/W)	Υ	N				
R0x3038			o green pixels on blue/green rows of the pixel array. The value is an unsigned e significant and are an alias of R0x305C[14:12].	8.8 fixed-	point				
12346	7:0	0x0A	smia_version_(RO)	N	N				
R0x303A	Return	the value 10 t	o indicate an implementation of revision 1.0 of the SMIA specification. Read-c	nly.					
12347	7:0	0xFF	frame_count_ (RO)	Υ	N				
R0x303B	the sta not aff	rt of each fran ected by the s	ate this counter is set to 0xFF. In streaming state this counter increments by 1 ne. The counter is incremented for both good frames and bad (corrupted) fram tate of R0x301A-B[9] (mask_corrupted_frames). eaming state, the first frame will show a frame count of 0x01 in its embedded	nes; its be	havior is				
12348	15:0	0x0000	frame_status (RO)						
R0x303C	7:2	Х	Reserved						
	1	RO	frame_status_standby This bit tells you whether the sensor is in standby state. Can be polled after standby is entered to see when the real low-power state is entered, which can happen at the end of row or frame depending on bit R0x301A[4].	N	N				
	0	RO	frame_status_framesync Set on register write and reset on frame synchronization. Acts as debug flag to verify that register writes completed before last frame synchronization.	N	N				



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12352	15:0	0x0041	read_mode (R/W)		
R0x3040	15	0x00	read_mode_vert_flip 0: Normal readout 1: Readout is flipped (mirrored) vertically so that the row specified by y_addr_end_ is read out of the sensor first. Setting this bit will change the Bayer pixel order (see R0x3024).	Y	YM
	14	0x00	read_mode_horiz_mirror 0: Normal readout 1: Readout is mirrored horizontally so that the column specified by x_addr_end_ is read out of the sensor first. Setting this bit will change the Bayer pixel order (see R0x3024).	Y	YM
	13	0x00	read_mode_y_sum_en Enable Y summing mode for binning. The register y_odd_inc must be set to 3 to enable this bit.	Υ	N
	12	0x00	read_mode_bin_sum Enable X summing mode for binning. The register x_odd_inc must be set to 3 to enable this bit.	Υ	N
	11	0x00	read_mode_x_bin_en Enable analog binning in X (column) direction. When set, x_odd_inc must be set to 3 and y_odd_inc must be set to 1, along with other register changes.	Υ	N
	10	0x00	read_mode_xy_bin_en Enable analog binning in X and Y (column and row) directions. When set, both x_odd_inc and y_odd_inc must be set to 3 for bining or 7 for binning and skipping, along with other changes.	Y	N
	9	0x00	read_mode_low_power Enable low power mode. This will automatically halve the pixel clock speed. Can not be used when pc speed[2:0] = 4.	Υ	YM
	8:6	0x01	read_mode_x_odd_inc Increment applied to odd addresses in X (column) direction. 1: Normal readout 3: Read out alternate pixel pairs to halve the amount of horizontal data in a frame. 7: Read out 1 of 4 pixel pairs to reduce the amount of horizontal data in a frame by 1/4.	Y	YM
	5:0	0x01	read_mode_y_odd_inc Increment applied to odd addresses in Y (row) direction. 1= Normal readout 3 = Read out alternate pixel pairs to halve the amount of vertical data in a frame. 7 = Read out 1 of 4 pixel pairs to reduce the amount of vertical data in a frame by 1/4. 15= Read out 1 out of 8 pixel pairs to reduce the amount of vertical data in a frame by 1/8. 31 = Read out 1 out of 16 pixel pairs to reduce the amount of vertical data in a frame by 1/16. 63 = Read out 1 out of 32 pixel pairs to reduce the amount of vertical data in	Y	YM
			a frame by 1/32.		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12358	15:0	0x0600	flash (R/W)		
R0x3046	15	RO	flash_strobe Reflects the current state of the FLASH output signal. Read-only.	N	N
	14	RO	flash_triggered Indicates that the FLASH output signal was asserted for the current frame. Read-only.	N	N
	13	0x00	flash_xenon_flash Enable Xenon flash. When set, the FLASH output signal will assert for the programmed period (bits [7:0]) during vertical blanking. This is achieved by keeping the integration time equal to one frame, and the pulse width less than the vertical blanking time.	Y	N
	12:11	0x00	flash_frame_delay Flash pulse delay measured in frames.	N	N
	10	0x01	flash_end_of_reset 1: In Xenon mode, the flash is triggered after resetting a frame. 0: In Xenon mode, the flash is triggered after a frame readout.	N	N
	9	0x01	flash_every_frame 1: Flash should be enabled every frame. 0: Flash should be enabled for 1 frame only.	N	N
	8	0x00	flash_led_flash Enable LED flash. When set, the FLASH output signal will assert prior to the start of the resetting of a frame and will remain asserted until the end of the frame readout.	Y	Υ
	7	0x00	flash_invert_flash Invert flash output signal. When set, the FLASH output signal will be active low.	N	N
	6:0	Χ	Reserved		
12360	15:0	0x0008	flash_count (R/W)	N	N
R0x3048	increm	ents (by defai	when Xenon flash is enabled. The value specifies the length in units of 256 x ult, PIXCLK = system_clock). When the Xenon count is set to its maximum value ally be truncated prior to the readout of the first row, giving the longest pulse	(0x3FF), t	
12374	15:0	0x1040	green1_gain (R/W)		
R0x3056	15	Χ	Reserved		
	14:12	0x01	green1_gain_digital_gain Green1 Digital Gain. Legal values 1-7.	Y	N
	11:9	0x00	green1_gain_analog_gain_2 Analog gain = [8/(8 - bits [11:9])] * Analog gain 1 Valid values for bits[11:9] are 0 , 4 ,and 6.	N	N
	8:7	0x00	green1_gain_analog_gain_1 Analog gain 1 = { (bit [8] + 1) * (bit [7] + 1) * initial gain }	Υ	N
	6:0	0x40	green1_gain_initial_gain Initial gain = bits [6:0] * 1/64.	Y	N



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12376	15:0	0x1040	blue_gain (R/W)		
R0x3058	15	Х	Reserved		
	14:12	0x01	blue_gain_digital_gain Blue Digital Gain. Legal values 1-7.	Y	N
	11:9	0x00	blue_gain_analog_gain_2 Analog gain = [8/(8 - bits [11:9])] * Analog gain 1 Valid values for bits[11:9] are 0 , 4, and 6.	N	N
	8:7	0x00	blue_gain_analog_gain_1 Analog gain 1 = { (bit [8] + 1) * (bit [7] + 1) * initial gain }	Υ	N
	6:0	0x40	blue_gain_initial_gain Initial gain = bits [6:0] * 1/64.	Υ	N
12378	15:0	0x1040	red_gain (R/W)		
R0x305A	15	Χ	Reserved		
	14:12	0x01	red_gain_digital_gain Red Digital Gain. Legal values 1-7.	Y	N
	11:9	0x00	red_gain_analog_gain_2 Analog gain = [8/(8 - bits [11:9])] * Analog gain 1 Valid values for bits[11:9] are 0 , 4, and 6.	N	N
	8:7	0x00	red_gain_analog_gain_1 Analog gain 1 = { (bit [8] + 1) * (bit [7] + 1) * initial gain }	Υ	N
	6:0	0x40	red_gain_initial_gain Initial gain = bits [6:0] * 1/64.	Y	N
12380	15:0	0x1040	green2_gain (R/W)		
R0x305C	15	Χ	Reserved		
	14:12	0x01	green2_gain_digital_gain Green2 Digital Gain. Legal values 1-7.	Υ	N
	11:9	0x00	green2_gain_analog_gain_2 Analog gain = [8/(8 - bits [11:9])] * Analog gain 1 Valid values for bits[11:9] are 0 , 4, and 6.	N	N
	8:7	0x00	green2_gain_analog_gain_1 Analog gain 1 = { (bit [8] + 1) * (bit [7] + 1) * initial gain }	Y	N
	6:0	0x40	green2_gain_initial_gain Initial gain = bits [6:0] * 1/64.	Υ	N
12382	15:0	0x1040	global_gain (R/W)	Υ	N
R0x305E	Writing from th	g a gain to thi nis register ret	register is equivalent to writing that code to each of the 4 color-specific gain turns the value most recently written to the green1_gain register.	registers.	Reading
12394	15:6	Χ	Reserved		
R0x306A	5	RO	Reserved		
	4	0x0000	datapath_status_line_length_mismatch A fatal error occurred because the line length of the pixel data that the MIPI serializer expected to transmit did not match the line length set by X_OUTPUT_SIZE. The most likely reason for this error is that the clocking is configured incorrectly or that some register values that should remain static were changed while the sensor was in its streaming system state.	N	Ζ



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
1	3	0x0000	datapath_status_frameover A fatal error occurred because a new frame started before the current frame had completed. The usual reason for this is that the Y_OUTPUT_SIZE has been set too large so that the sensor output is still padding the frame with rows of undefined pixel data when the next frame starts. An alternative reason is that clock ratio between the VT clock domain and the OP clock domain does not allow sufficient time for the OP domain to complete a frame before the next frame starts. The first step in avoiding this error is to set Y_OUTPUT_SIZE so that it matches the number of rows generated from the pixel array (Y_ADDR_END - Y_ADDR_START + 1, taking into account any subsampling/binning and any scaling). If the error remains, the next step is to increase FRAME_LENGTH_LINES.	N	N
	2	0x0000	datapath_status_lineover A fatal error occurred because the sensor output was unable to generate a full line of pixel data in the time budget provided by the setting of LINE_LENGTH_PCK and the vt_pix_clk period. The usual reason for this is that the X_OUTPUT_SIZE has been set too large so that the sensor output is still padding the row with undefined pixel data when the next row starts. An alternative reason is that clock ratio between the VT clock domain and the OP clock domain does not allow sufficient time for the OP domain to complete a row before the next row starts. The first step in avoiding this error is to set X_OUTPUT_SIZE so that it matches the number of pixels generated from the pixel array (X_ADDR_END - X_ADDR_START + 1, taking into account any subsampling/binning and any scaling). If the error remains, the next step is to increase LINE_LENGTH_PCK.	N	N
	1	0x0000	datapath_status_fifo_overflow A fatal error occurred because the output FIFO overflowed. The FIFO is sized to accommodate a full-length line from the pixel array, so this error can only occur when X_OUTPUT_SIZE is unnecessarily large, or when the ratio between the VT and OP clock domains has been set incorrectly. The first step in avoiding this error is to set X_OUTPUT_SIZE so that it matches the number of rows generated from the pixel array (X_ADDR_END - X_ADDR_START + 1, taking into account any subsampling/binning and any scaling).	N	N
ı	0	0x0000	datapath_status_fifo_underflow This fatal error condition is flagged if the output FIFO detects a data underflow.	N	N
	registe	r has been se	tal error conditions associated with incorrect configuration of the sensor. Once t, behavior of the sensor is UNDEFINED and a reset may be required to restore outomatically on the transition from the software standby system state to the s	correct op	eration.



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12398	15:0	0x9080	datapath_select (R/W)		
R0x306E	15:13	0x04	datapath_select_slew_rate_ctrl_parallel Selects the slew (edge) rate for the DOUT[9:0], SHUTTER, FRAME_VALID, LINE_VALID and FLASH outputs. Only affects SHUTTER and FLASH outputs when parallel data output is disabled. The value 7 results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N
	12:10	0x04	datapath_select_slew_rate_ctrl_pixclk Selects the slew (edge) rate for the PIXCLK output. Has no effect when parallel data output is disabled. The value 7 results in the fastest edge rates on this signal. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N
	9:8	Х	Reserved		
	7	RO	datapath_select_profile SMIA Profile Mode: 0: Profile 0 1: Profile 1/2 (this bit is read-only)	N	N
	6	Χ	Reserved		
	5	0x00	Reserved		
	4	0x00	datapath_select_true_bayer Enables true Bayer scaling mode.	N	N
	3:2	Х	Reserved		
	1:0	0x00	datapath_select_special_line_valid 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vertical blanking) 10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID	N	N
12400	15:0	0x0000	test_pattern_mode_(R/W)	N	Υ
R0x3070	1: Solid 2: 100% 3: Fade 4: PN9 256: W 257: W other =	color test par color bar test to grey color Link integrity /alking 1s test (alking 1s test Reserved.	st pattern bar test pattern v test pattern t pattern (10-bit) pattern (8-bit)		
12402	15:0	0x0000	test_data_red_ (R/W)	N	Υ
R0x3072	The val	ue for red pix	els in the Bayer data used for the solid color test pattern and the test cursors.		1
12404	15:0	0x0000	test_data_greenr_ (R/W)	N	Υ
R0x3074	The val	•	oixels in red/green rows of the Bayer data used for the solid color test pattern a	and the te	est
12406	15:0	0x0000	test_data_blue_ (R/W)	N	Υ
R0x3076	The val	ue for blue pi	xels in the bByer data used for the solid color test pattern and the test cursors.		
12408	15:0	0x0000	test_data_greenb_ (R/W)	N	Υ
R0x3078	The val		pixels in blue/green rows of the Bayer data used for the solid color test pattern	and the t	est



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12410	15:0	0x0000	test_raw_mode (R/W)		
R0x307A	7:2	Χ	Reserved		
	1	0x00	Reserved		
	0	0x00	Reserved		
12448	15:0	0x0001	x_even_inc_ (RO)	N	N
R0x30A0	Read-o	nly.			
12450	15:0	0x0001	x_odd_inc_(R/W)	Υ	YM
R0x30A2	This re	gister field is a	nn alias of R0x3040[8:6]		
12452	15:0	0x0001	y_even_inc_ (RO)	N	N
R0x30A4	Read-o	nly.			
12454	15:0	0x0001	y_odd_inc_ (R/W)	Υ	YM
R0x30A6	This re	gister field is a	nn alias of R0x3040[5:0]		
12638	15:0	0x0000	global_seq_trigger (R/W)		
R0x315E	15:10	Χ	Reserved		
	9	RO	global seq trigger grst rd	N	N
			Read-Only. Global reset read sequence indicator.		
	8	RO	global_seq_trigger_grst_seq	N	N
			Read-only. Global reset sequence indicator.		
	7:6	Χ	Reserved		
	5:4	0x00	global_seq_trigger_global_scale	Ν	Ν
			This field is used as the stepsize for duration of integration time/shutter		
			starting from end of row reset phase of Global reset. The field is decoded as		
			0:512		
			1: 2048 2: 128		
			3: 32		
			The GRR integration time is determined as: (global read start -		
			global_read_end)*global_scale_factor/vt_pix_clk_freq_mhz where		
			vt_pix_clk_freq_mhz is the array clock of the sensor. The scale factor		
			ranging from 32 to 2048 enables up to a 64x scale on the integration time.		
	3	Х	Reserved		
	2	0x00	global_seq_trigger_global_flash	N	Υ
			0: When a Global Reset sequence is triggered, the FLASH output will remain		
			negated. 1: When a Global Reset sequence is triggered, the FLASH output will pulse		
			during the integration phase.		
	1	0x00	global seq trigger global bulb	N	Υ
		OXOG	0: The integration of the GRR is determined by the global_rst_end,	.,	·
			global_shutter_start, and global_read_start registers.		
			1: The integration is controlled by holding the trigger to '1' and finished by		
		setting the trigger to '0'. This can be done using the			
			global_seq_trigger_global_trigger bit or by configuring an external IO.		
	0	0x00	global_seq_trigger_global_trigger	N	Υ
			When bit[1]=0, a 0-to-1 transition of this bit initiates (triggers) a global		
			reset sequence. When bit[1]=1, a 0-to-1 transition of this bit initiates a global reset sequence, and leaves the shutter open; a 1-to-0 transition of		
			this bit closes the shutter. These operations can also be controlled from the		
	1		signal interface by enabling one of the GPI[3:0] signals as a trigger input.		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12640	15:0	0x0098	global_rst_end (R/W)	N	N
R0x3160		ls the duratior _clk_freq_mhz	n of the global reset row reset phase. A value of N gives a duration of N st globaz.	l_scale /	
12642	15:0	0x00A8	global_shutter_start (R/W)	N	N
R0x3162			ralue which controls the delay before the assertion of the SHUTTER output du		
			N gives an assertion time of N*global_scale / vt_pix_clk_freq_mhz timed fro	m the end	of row
			when the global reset sequence was triggered.		
12644	15:0	0x0000	global_shutter_start2 (R/W)	N	N
R0x3164			value which controls the delay before the assertion of the SHUTTER output du		
			N gives an assertion time of N* global_scale / vt_pix_clk_freq_mhz timed frow when the global reset sequence was triggered.	m the end	of row
12646	15:0	0x00B8	global read start (R/W)	N	N
R0x3166			<u> </u>		
			alue which controls the delay before the start of the global reset readout pha et integration phase). A value of N gives a delay of time of N *global scale /	se (equiva	ווכווג נט
			z. The integration time is given by (global_read_start-global_rst_end)* global_	scale /	
		clk freq mh		,	
12648	15:0	0x0000	global_read_start2 (R/W)	N	N
R0x3168	Bits 23	-16 of a 32-bit	value which controls the delay before the start of the global reset readout ph	ase (equiv	alent to
			et integration phase). A value of N gives a delay of N * global_scale/ vt_pix_clk		
	integra	ation time is gi	ven by (global_read_start-global_rst_end) * global_scale/ vt_pix_clk_freq_m	ıhz.	
12704	15:0	0x0101	serial_format_descriptor_0 (RO)	N	Ν
R0x31A0	The va	lue of this desc	criptor indicates that a single-lane CCP2 interface is available on this device.		
12706	15:0	0x0201	serial_format_descriptor_1 (RO)	N	Ν
R0x31A2	The va	lue of this desc	criptor indicates that a single-lane MIPI interface is available on this device.		
12708	15:0	0x0202	serial_format_descriptor_2 (RO)	Ν	N
R0x31A4	The va	lue of this desc	criptor indicates that a dual-lane MIPI interface is available on this device.		
12710	15:0	0x0301	serial_format_descriptor_3 (RO)	N	N
R0x31A6	The va	lue of this desc	criptor indicates that a single-lane HiSPi interface is available on this device.		
12712	15:0	0x0302	serial_format_descriptor_4 (RO)	N	N
R0x31A8	The va	lue of this desc	criptor indicates that a 2-lane HiSPi interface is available on this device.		
12714	15:0	0x0304	serial_format_descriptor_5 (RO)	N	N
R0x31AA	The va	lue of this desc	criptor indicates that a 4-lane HiSPi interface is available on this device.		
12716	15:0	0x0000	serial_format_descriptor_6 (RO)	N	N
R0x31AC	Not us	ed.			
12720	15:0	0x0063	frame_preamble (R/W)	N	N
R0x31B0	This tir	ning value, ex	pressed in op_pix_clk periods, must be large enough to allow the MIPI wakeu	and star	t-of-
			be transmitted prior to the start of a frame of pixel data. The default value sh		
		• •	oo small a value will result in an INSUFFICIENT_FRAME_PREAMBLE error being 	flagged ir	n the
		ATH_STATUS			
12722	15:0	0x0039	line_preamble (R/W)	N	N
R0x31B2	transm	nitted prior to	pressed in op_pix_clk periods, must be large enough to allow the MIPI long pa the start of a line of pixel data. The default value should be correct for most ap ult in an INSUFFICIENT_LINE_PREAMBLE error being flagged in the DATAPATH	plications	s. Too



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12724	15:0	0x0D57	mipi_timing_0 (R/W)		
R0x31B4	15:12	RO	mipi_timing_0_reserved Reserved. Read as 0	N	N
	11:8	0x0D	mipi_timing_0_t_hs_zero Time, in op_pix_clk periods, to drive HS-0 before the sync sequence	N	N
	7:4	0x05	mipi_timing_0_t_hs_trail Time, in op_pix_clk periods, to drive flipped differential state after last payload data bit of an HS transmission burst	N	N
	3:0	0x07	mipi_timing_0_t_clk_trail Time, in op_pix_clk periods, to drive HS differentialstate after last payload clock bit of an HS transmission burst	N	N
12726	15:0	0x0B10	mipi_timing_1 (R/W)		
R0x31B6	15:14	RO	mipi_timing_1_reserved_1 Reserved. Read as 0	N	N
	13:8	0x0B	mipi_timing_1_t_hs_exit Time, in op_pix_clk periods, to drive LP-11 after HS burst	N	Ν
	7:6	RO	mipi_timing_1_reserved_0 Reserved. Read as 0	N	N
5:0	5:0	0x10	mipi_timing_1_t_clk_zero Minimum time, in op_pix_clk periods, to drive HS-0 on clock lane prior to starting clock	N	N
12728	15:0	0x010D	mipi_timing_2 (R/W)		
R0x31B8	15:14	RO	mipi_timing_2_reserved_1 Reserved. Read as 0	N	N
	13:8	0x01	mipi_timing_2_t_clk_pre Time, in op_pix_clk periods, to drive the HS clock before any data lane might start up	N	N
	7:6	RO	mipi_timing_2_reserved_0 Reserved. Read as 0	N	N
	5:0	0x0D	mipi_timing_2_t_clk_post Time, in op_pix_clk periods, to drive the HS clock after the data lane has gone into low-power mode	N	N
12730	15:0	0x050D	mipi_timing_3 (R/W)		
R0x31BA	15:14	RO	mipi_timing_3_reserved_1 Reserved. Read as 0	N	N
	13:8	0x05	mipi_timing_3_t_lpx Time, in op_pix_clk periods, of any low-power state period	N	N
	7	RO	mipi_timing_3_reserved_0 Reserved. Read as 0	N	N
	6:0	0x0D	mipi_timing_3_t_wake_up Time to recover from ultra low-power mode (ULPM). ULPM is exited by applying a mark state for (8192) * T_WAKE_UP * op_pix_clk	N	N
12732	15:0	0x000B	mipi_timing_4 (R/W)		
R0x31BC	15:7	RO	mipi_timing_4_reserved Reserved. Read as 0	N	N
	6:0	0x0B	mipi_timing_4_t_init Initialization time when first entering stop state (LP-11) after power up or reset. LP-11 is transmitted for a minimum of (1024) * T_INIT * op_pix_clk.	N	N



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12736	15:0	0x0000	hispi_timing (R/W)		
R0x31C0	15	Х	Reserved		
	14:12	0x00	hispi_timing_clock_del Delay applied to the clock lane in 1/8 unit interval (UI) steps.	N	N
	11:9	0x00	hispi_timing_data3_del Delay applied to Data Lane 3 in 1/8 unit interval (UI) steps.	N	N
	8:6	0x00	hispi_timing_data2_del Delay applied to Data Lane 2 in 1/8 unit interval (UI) steps.	N	N
	5:3	0x00	hispi_timing_data1_del Delay applied to Data Lane 1 in 1/8 unit interval (UI) steps.	N	N
	2:0	0x00	hispi_timing_data0_del Delay applied to Data Lane 0 in 1/8 unit interval (UI) steps.	N	N
	Within the HiSPi PHY there is a DLL connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design. If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipation.				



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12742	15:0	0x8000	hispi_control_status (R/W)		
R0x31C6	15	0x01	Reserved		
	14	0x00	Reserved		
	13	Х	Reserved		
	12	0x00	Reserved		
	11:10	0x00	mode_select Will select the HiSPi output protocol: 00: Streaming S 01: Packetized SP	N	N
	9	0x00	Reserved		
	8	0x00	Reserved		
	7	0x00	test_enable When asserted, the test pattern is output through the HiSPi PHY interface.	N	N
	6:4	0x00	test_mode Define the test mode to be applied if the test mode is enabled. 0: Transmit a constant 0 on all enabled data lanes. 1: Transmit a constant 1 on all enabled data lanes. 2: Transmit a square wave at half the serial data rate on all enabled data lanes. 3:Transmit a square wave at the pixel rate on all enabled data lanes. 4: Transmit a continuous sequence of pseudorandom data, with no SAV code, copied on all enabled data lanes. 5: Replace data from the sensor with a known sequence (SMIA-defined PN9) copied on all enabled data lanes.	N	N
	3	0x00	blanking_data_enable 0: The default pattern (constant 1) is output during horizontal and vertical blanking periods 1: The pattern defined by the blanking_data input is output during horizontal and vertical blanking periods NOTE: For the HiSPi Streaming protocol the blanking data pattern cannot be changed from the default.	N	N
	2	0x00	streaming_mode Global enable for the SLVS interface.	N	N
	1	0x00	output_msb_first Output MSB first	N	N
	0	0x00	vert_left_bar_en An optional filler code of "1" may be padded after the sync code. When filler codes are enabled, the receiver must window the received image to eliminate first 4 data words (columns per PHYs).	N	N
	HiSPi C	ontrol status	for the output PHY.		
12776	15:0	0x0000	horizontal_cursor_position_ (R/W)	N	N
R0x31E8	Specify	the start row	of or the test cursor.		
12778	15:0	0x0000	vertical_cursor_position_ (R/W)	N	N
R0x31EA			umn for the test cursor.		
12780	15:0	0x0000	horizontal_cursor_width_(R/W)	N	N
R0x31EC			rows, of the horizontal test cursor. A width of 0 disables the cursor.		
	CIII Y	and winder, II	, o. the nonzontal test carson A what i or o disables the carson.		
12782	15:0	0x0000	vertical cursor width (R/W)	N	N



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
12786	15:0	0x6E6C	i2c_ids_mipi_default (R/W)	N	N		
R0x31F2	Progra	mmable two-v	wire serial interface slave addresses for MIPI operation.				
12796	15:0	0x3020	i2c_ids (R/W)	N	N		
R0x31FC	Two-w	vo-wire serial interface addresses.					
13824	15:0	0x0000	p_gr_p0q0 (R/W)	N	N		
R0x3600			for Gr. P_GR_PpQq registers are read successively when the row polynomial (or british for Gr. PpQq registers are read successively when the row polynomial (or british) are for Gr. PpQq registers.	Q) coeffici	ents are		
13826	15:0	0x0000	p_gr_p0q1 (R/W)	N	N		
R0x3602			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 ehorizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13828	15:0	0x0000	p_gr_p0q2 (R/W)	N	N		
R0x3604			for Gr. P_GR_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13830	15:0	0x0000	p_gr_p0q3 (R/W)	N	N		
R0x3606			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 e horizontal blanking period before a row containing Gr pixels.	2) coeffici	ents are		
13832	15:0	0x0000	p_gr_p0q4 (R/W)	N	N		
R0x3608			for Gr. P_GR_PpQq registers are read successively when the row polynomial (or borizontal blanking period before a row containing Gr pixels.	2) coeffici	ents are		
13834	15:0	0x0000	p_rd_p0q0 (R/W)	N	N		
R0x360A			for Rd. P_RD_PpQq registers are read successively when the row polynomial (entering the horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13836	15:0	0x0000	p_rd_p0q1 (R/W)	N	N		
R0x360C			for Rd. P_RD_PpQq registers are read successively when the row polynomial (reference) to represent the row polynomial (refere) are well and pixels.	Q) coeffici	ents are		
13838	15:0	0x0000	p_rd_p0q2 (R/W)	N	N		
R0x360E			for Rd. P_RD_PpQq registers are read successively when the row polynomial (rehorizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13840	15:0	0x0000	p_rd_p0q3 (R/W)	N	N		
R0x3610			for Rd. P_RD_PpQq registers are read successively when the row polynomial (enterior by the result of the rew polynomial) (enterior by the result of the rew polynomial) (enterior by the rew polynomia	Q) coeffici	ents are		
13842	15:0	0x0000	p_rd_p0q4 (R/W)	Ν	N		
R0x3612	P0 coe	fficient for Q4 Ited during the	for Rd. P_RD_PpQq registers are read successively when the row polynomial (enterior by the row polynomial) (enterior by the row poly	Q) coeffici	ents are		
13844	15:0	0x0000	p_bl_p0q0 (R/W)	N	N		
R0x3614			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13846	15:0	0x0000	p_bl_p0q1 (R/W)	N	N		
R0x3616			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13848	15:0	0x0000	p_bl_p0q2 (R/W)	N	N		
R0x3618			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13850	15:0	0x0000	p_bl_p0q3 (R/W)	N	N		
R0x361A			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
13852	15:0	0x0000	p_bl_p0q4 (R/W)	N	N		
R0x361C			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13854	15:0	0x0000	p_gb_p0q0 (R/W)	N	N		
R0x361E		P0 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.					
13856	15:0	0x0000	p_gb_p0q1 (R/W)	N	N		
R0x3620			for Gb. P_GB_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are		
13858	15:0	0x0000	p_gb_p0q2 (R/W)	N	N		
R0x3622			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reformally the row polynomial) (reformally the row	Q) coeffici	ents are		
13860	15:0	0x0000	p_gb_p0q3 (R/W)	N	N		
R0x3624			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reference) horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are		
13862	15:0	0x0000	p_gb_p0q4 (R/W)	N	N		
R0x3626		PO coefficient for Q4 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.					
13888	15:0		p_gr_p1q0 (R/W)	Ν	Ζ		
R0x3640			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13890	15:0	0x0000	p_gr_p1q1 (R/W)	N	N		
R0x3642			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13892	15:0	0x0000	p_gr_p1q2 (R/W)	N	N		
R0x3644			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13894	15:0	0x0000	p_gr_p1q3 (R/W)	N	N		
R0x3646			for Gr. P_GR_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13896	15:0	0x0000	p_gr_p1q4 (R/W)	N	N		
R0x3648	calcula	ted during the	for Gr. P_GR_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gr pixels.	2) coeffici	ents are		
13898			p_rd_p1q0 (R/W)	N	N		
R0x364A			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13900	15:0	0x0000	p_rd_p1q1 (R/W)	N	N		
R0x364C			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13902	15:0	0x0000	p_rd_p1q2 (R/W)	N	N		
R0x364E			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13904	15:0	0x0000	p_rd_p1q3 (R/W)	N	N		
R0x3650			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
13906	15:0	0x0000	p_rd_p1q4 (R/W)	N	N		
R0x3652		P1 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.					
13908	15:0	0x0000	p_bl_p1q0 (R/W)	N	N		
R0x3654			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13910	15:0	0x0000	p_bl_p1q1 (R/W)	N	N		
R0x3656	calcula	ted during the	for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.	_			
13912	15:0	0x0000	p_bl_p1q2 (R/W)	N	N		
R0x3658	calcula	ted during the	for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13914	15:0	0x0000	p_bl_p1q3 (R/W)	N	N		
R0x365A			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13916	15:0	0x0000	p_bl_p1q4 (R/W)	N	N		
R0x365C		P1 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.					
13918	15:0	0x0000	p_gb_p1q0 (R/W)	N	Ν		
R0x365E			for Gb. P_GB_PpQq registers are read successively when the row polynomial (represented by the polynomial by the polynomi	Q) coeffici	ents are		
13920	15:0	0x0000	p_gb_p1q1 (R/W)	N	Ν		
R0x3660			for Gb. P_GB_PpQq registers are read successively when the row polynomial (rehorizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are		
13922	15:0	0x0000	p_gb_p1q2 (R/W)	N	N		
R0x3662	calcula		for Gb. P_GB_PpQq registers are read successively when the row polynomial (represented by the polynomial of the polynomi	Q) coeffici	ents are		
13924	15:0	0x0000	p_gb_p1q3 (R/W)	N	N		
R0x3664			for Gb. P_GB_PpQq registers are read successively when the row polynomial (rehorizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are		
13926	15:0	0x0000	p_gb_p1q4 (R/W)	N	N		
R0x3666		ted during the	for Gb. P_GB_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are		
13952	15:0	0x0000	p_gr_p2q0 (R/W)	N	N		
R0x3680			for Gr. P_GR_PpQq registers are read successively when the row polynomial (Ge horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13954	15:0	0x0000	p_gr_p2q1 (R/W)	N	N		
R0x3682			for Gr. P_GR_PpQq registers are read successively when the row polynomial (Ge horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13956	15:0	0x0000	p_gr_p2q2 (R/W)	N	Ν		
R0x3684			for Gr. P_GR_PpQq registers are read successively when the row polynomial (Ge horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13958	15:0	0x0000	p_gr_p2q3 (R/W)	N	N		
R0x3686			for Gr. P_GR_PpQq registers are read successively when the row polynomial (Ge horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
13960	15:0	0x0000	p_gr_p2q4 (R/W)	N	N		
R0x3688			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
13962	15:0	0x0000	p_rd_p2q0 (R/W)	N	N		
R0x368A		P2 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.					
13964	15:0	0x0000	p_rd_p2q1 (R/W)	N	N		
R0x368C			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13966	15:0	0x0000	p_rd_p2q2 (R/W)	N	N		
R0x368E			for Rd. P_RD_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13968	15:0	0x0000	p_rd_p2q3 (R/W)	N	N		
R0x3690			for Rd. P_RD_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
13970	15:0	0x0000	p_rd_p2q4 (R/W)	N	N		
R0x3692		P2 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.					
13972	15:0	0x0000	p_bl_p2q0 (R/W)	N	N		
R0x3694			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13974	15:0	0x0000	p_bl_p2q1 (R/W)	Ν	Ν		
R0x3696			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13976	15:0	0x0000	p_bl_p2q2 (R/W)	Ν	Ν		
R0x3698			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13978	15:0	0x0000	p_bl_p2q3 (R/W)	N	N		
R0x369A			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13980	15:0	0x0000	p_bl_p2q4 (R/W)	N	N		
R0x369C			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q horizontal blanking period before a row containing Bl pixels.) coefficie	nts are		
13982	15:0		p_gb_p2q0 (R/W)	N	N		
R0x369E			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reference) horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ients are		
13984	15:0	0x0000	p_gb_p2q1 (R/W)	N	N		
R0x36A0			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reference) horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ients are		
13986	15:0	0x0000	p_gb_p2q2 (R/W)	N	N		
R0x36A2			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reference) horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ients are		
13988	15:0	0x0000	p_gb_p2q3 (R/W)	N	N		
R0x36A4			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reformally the result of	Q) coeffici	ients are		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
13990	15:0	0x0000	p_gb_p2q4 (R/W)	N	N
R0x36A6			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reformally the result of the rew polynomial (refore a row containing Gb pixels.	Q) coeffici	ents are
14016	15:0	0x0000	p_gr_p3q0 (R/W)	N	N
R0x36C0			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	2) coeffici	ents are
14018	15:0	0x0000	p_gr_p3q1 (R/W)	N	N
R0x36C2			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	2) coeffici	ents are
14020	15:0	0x0000	p_gr_p3q2 (R/W)	N	N
R0x36C4			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are
14022	15:0	0x0000	p_gr_p3q3 (R/W)	N	N
R0x36C6			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are
14024	15:0	0x0000	p_gr_p3q4 (R/W)	N	N
R0x36C8			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are
14026	15:0	0x0000	p_rd_p3q0 (R/W)	N	N
R0x36CA			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are
14028	15:0		p_rd_p3q1 (R/W)	N	N
R0x36CC			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are
14030	15:0	0x0000	p_rd_p3q2 (R/W)	N	N
R0x36CE			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are
14032	15:0	0x0000	p_rd_p3q3 (R/W)	N	N
R0x36D0			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are
14034	15:0	0x0000	p_rd_p3q4 (R/W)	N	N
R0x36D2			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are
14036	15:0		p_bl_p3q0 (R/W)	N	N
R0x36D4		-	for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q horizontal blanking period before a row containing Bl pixels.) coefficie	nts are
14038	15:0		p_bl_p3q1 (R/W)	N	N
R0x36D6			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q horizontal blanking period before a row containing Bl pixels.) coefficie	nts are
14040	15:0		p_bl_p3q2 (R/W)	N	N
R0x36D8			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing Bl pixels.) coefficie	nts are
14042	15:0	0x0000	p_bl_p3q3 (R/W)	N	N
R0x36DA			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing Bl pixels.) coefficie	nts are



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
14044	15:0	0x0000	p_bl_p3q4 (R/W)	N	N		
R0x36DC			for BI. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing BI pixels.) coefficie	nts are		
14046	15:0	0x0000	p_gb_p3q0 (R/W)	N	N		
R0x36DE		P3 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.					
14048	15:0	0x0000	p_gb_p3q1 (R/W)	N	N		
R0x36E0			for Gb. P_GB_PpQq registers are read successively when the row polynomial (horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ients are		
14050	15:0	0x0000	p_gb_p3q2 (R/W)	N	N		
R0x36E2			for Gb. P_GB_PpQq registers are read successively when the row polynomial (horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ients are		
14052	15:0	0x0000	p_gb_p3q3 (R/W)	N	N		
R0x36E4			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reference) to receive the row polynomial (reference) to row containing Gb pixels.	Q) coeffici	ients are		
14054	15:0	0x0000	p_gb_p3q4 (R/W)	N	N		
R0x36E6			for Gb. P_GB_PpQq registers are read successively when the row polynomial (reference) to receive the row polynomial (reference) to row containing Gb pixels.	Q) coeffici	ients are		
14080	15:0	0x0000	p_gr_p4q0 (R/W)	Ν	Ν		
R0x3700			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
14082	15:0	0x0000	p_gr_p4q1 (R/W)	N	N		
R0x3702			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
14084	15:0	0x0000	p_gr_p4q2 (R/W)	N	N		
R0x3704			for Gr. P_GR_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
14086	15:0	0x0000	p_gr_p4q3 (R/W)	N	N		
R0x3706			for Gr. P_GR_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
14088	15:0	0x0000	p_gr_p4q4 (R/W)	N	N		
R0x3708		ted during the	for Gr. P_GR_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Gr pixels.	Q) coeffici	ents are		
14090	15:0		p_rd_p4q0 (R/W)	N	N		
R0x370A			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
14092	15:0	0x0000	p_rd_p4q1 (R/W)	N	N		
R0x370C			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
14094	15:0	0x0000	p_rd_p4q2 (R/W)	Ν	Ν		
R0x370E			for Rd. P_RD_PpQq registers are read successively when the row polynomial (or horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are		
14096	15:0	0x0000	p_rd_p4q3 (R/W)	N	N		
R0x3710			for Rd. P_RD_PpQq registers are read successively when the row polynomial (reformal) for Rd. P_RD_PpQq registers are read successively when the row polynomial (reformal) for Rd. Pixels.	Q) coeffici	ents are		



MT9J003: Registers Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	
14098	15:0	0x0000	p_rd_p4q4 (R/W)	N	N	
R0x3712			for Rd. P_RD_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Rd pixels.	Q) coeffici	ents are	
14100	15:0	0x0000	p_bl_p4q0 (R/W)	N	N	
R0x3714			for BI. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing BI pixels.) coefficie	nts are	
14102	15:0	0x0000	p_bl_p4q1 (R/W)	N	N	
R0x3716			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qehorizontal blanking period before a row containing Bl pixels.) coefficie	nts are	
14104	15:0	0x0000	p_bl_p4q2 (R/W)	Ν	Ν	
R0x3718			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qenorize the containing bloom period before a row containing Bloom pixels.) coefficie	nts are	
14106	15:0	0x0000	p_bl_p4q3 (R/W)	Ν	Ν	
R0x371A			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are	
14108	15:0	0x0000	p_bl_p4q4 (R/W)	N	N	
R0x371C			for Bl. P_BL_PpQq registers are read successively when the row polynomial (Qe horizontal blanking period before a row containing Bl pixels.) coefficie	nts are	
14110	15:0		p_gb_p4q0 (R/W)	Ν	Ν	
R0x371E		P4 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.				
14112	15:0	0x0000	p_gb_p4q1 (R/W)	Ν	Ν	
R0x3720			for Gb. P_GB_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are	
14114	15:0	0x0000	p_gb_p4q2 (R/W)	N	Ν	
R0x3722			for Gb. P_GB_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are	
14116	15:0	0x0000	p_gb_p4q3 (R/W)	Ν	N	
R0x3724			for Gb. P_GB_PpQq registers are read successively when the row polynomial (0 horizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are	
14118	15:0	0x0000	p_gb_p4q4 (R/W)	N	Ν	
R0x3726		_	for Gb. P_GB_PpQq registers are read successively when the row polynomial (0 ehorizontal blanking period before a row containing Gb pixels.	Q) coeffici	ents are	
14208	15:0	0x0000	poly_sc_enable (R/W)			
R0x3780	15	0x00	poly_sc_en Turn on shading correction.	N	N	
	14:0	Х	Reserved			
			is set, poly_sc_enable will generate polynomial function and correct stream c set, poly_sc_enable will bypass data.	of pixels.	When	
14210	15:0	0x0000	poly_origin_c (R/W)	N	N	
R0x3782	Origin	of polynomial	function: applied as offset to X (col) coordinate of pixel.			
14212 R0x3784	15:0	0x0000	poly_origin_r (R/W) function: applied as offset to Y (row) coordinate of pixel.	N	N	



MT9J003: Registers Revision History

Revision History	
Rev. A	
•	Initial release

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.