

# DTB Command Line Commands

## DTB Connection

<b>scan</b>	list USB IDs of connected DTBs				
<b>open</b> <i>[usbid]</i>	Open DTB access				
<b>close</b>	Close DTB access				
<b>flush</b>	Flush communication buffer				
<b>init</b>	Set DTB to default state				
<b>exit</b>	Exit comand interpreter				
<b>welcome</b>	test connection (LED blinking)				
<b>setled</b> <i>led</i>	Set LED status				
<i>led</i>	<table border="1"><tr><td>LED4</td><td>LED3</td><td>LED2</td><td>LED1</td></tr></table>	LED4	LED3	LED2	LED1
LED4	LED3	LED2	LED1		
<b>info</b>	Show detailed version info				
<b>version, ver</b>	Show software version				
<b>rpcinfo</b>	Show RPC version and commands				
<b>rpclink</b>	Check if DTB commands available and link				
<b>help</b>	Shows a short command list				

## Delay

<b>cdelay</b> <i>n</i>	Wait for <i>n</i> clock cycles
<b>udelay</b> <i>us</i>	Wait for <i>us</i> microseconds
<b>mdelay</b> <i>ms</i>	Wait for <i>ms</i> milliseconds

## ROC/Module Signal

<b>clkmode</b> <i>mode</i>	Set CLK signal mode
<b>ctrmode</b> <i>mode</i>	Set CTR signal mode
<b>sdamode</b> <i>mode</i>	Set SDA signal mode
<b>tinmode</b> <i>mode</i>	Set TIN signal mode
<i>mode</i>	0 = normal mode 1 = constant low 2 = constant high 3 = pseudo random pattern (not yet implemented)
<b>clk</b> <i>delay</i> [ <i>duty</i> ]	Set CLK signal delay
<b>ctr</b> <i>delay</i> [ <i>duty</i> ]	Set CTR signal delay
<b>sda</b> <i>delay</i> [ <i>duty</i> ]	Set SDA signal delay
<b>tin</b> <i>delay</i> [ <i>duty</i> ]	Set TIN signal delay
<i>delay</i>	Delay in 1/20 clock cycles (1.25 ns @ 40 MHz)
<i>duty</i>	Adjust falling edge position in 1/20 clock cycles (optional parameter, default 0)
<b>clklvl</b> <i>amplitude</i>	Set CLK signal amplitude
<b>ctrlvl</b> <i>amplitude</i>	Set CTR signal amplitude
<b>sdalvl</b> <i>amplitude</i>	Set SDA signal amplitude
<b>tinlvl</b> <i>amplitude</i>	Set TIN signal amplitude
<i>amplitude</i>	Signal amplitude: 0...15

## Pattern Generator PG

<b>pgset</b> <i>step pattern delay</i>	Add entry in PG memory						
<i>step</i>	PG memory address (0...255)						
<i>pattern</i>	<table border="1"><tr><td>sync</td><td>rest</td><td>resr</td><td>cal</td><td>trg</td><td>tok</td></tr></table>	sync	rest	resr	cal	trg	tok
sync	rest	resr	cal	trg	tok		
<i>delay</i>	Delay to next pattern in clock cycles (0 = stop) to 255						
<b>pgsingle</b>	Start single sequence						
<b>pgloop</b> <i>period</i>	Start loop with period <i>period</i> in clock cycles						
<b>pgtrig</b>	Enable start with external triggers						
<b>pgstop</b>	Stop PG (after pgloop or pgtrig)						

Example:

Set up tpical readout sequence

pgset 0 b101000	10	Pulse SYNC and RESR and wait for 10 clock cycles
pgset 1 b000100	120	Pulse CAL and wait for 120 clock cycles
pgset 2 b000010	16	Pulse TRG and for 16 clock cycles
pgset 3 b000001	0	Pulse TOK and finish sequence
pgloop 1000		Run in loop with 1000 clock cycles period
pgstop		Stop PG

## ROC Power, ROC control

<b>pon</b>	Switch on VD and VA and all ROC signals
<b>poff</b>	Switch off VD and VA and all ROC signals
<b>vd</b> <i>mv</i>	Set VD to <i>mv</i> millivolts
<b>va</b> <i>mv</i>	Set VA to <i>mv</i> millivolts
<b>id</b> <i>ma</i>	Set VD current limits to <i>ma</i> milliamps
<b>ia</b> <i>ma</i>	Set VA current limit to <i>ma</i> milliamps
<b>getvd</b>	Show VD voltage
<b>getva</b>	Show VA voltage
<b>getid</b>	Show VD current
<b>getia</b>	Show VA current
<b>reson</b>	Activate ROC reset line
<b>resoff</b>	Desactivate ROC reset line
<b>hvon</b>	Apply bias voltage to sensor
<b>hvoff</b>	Remove bias voltage from sensor
<b>rocaddr</b> <i>addr</i>	Set hard-wired ROC address to <i>addr</i>

## ROC Programming

<b>select</b> <i>addr</i>	Select ROC address range for commands
<b>dac</b> <i>dacnr value</i>	Program DAC
<b>vana</b> <i>value</i>	Set vana DAC
<b>vtrim</b> <i>value</i>	Set vtrim DAC
<b>vthr</b> <i>value</i>	Set vthr DAC
<b>vcad</b> <i>value</i>	Set vcal DAC
<b>wbc</b> <i>value</i>	Set WBC
<b>ctl</b> <i>value</i>	Set control register
<b>cole</b> <i>range</i>	Enable columns
<b>cold</b> <i>range</i>	Disable columns
<b>pixe</b> <i>x y trim</i>	Enable pixel field and set trimming value to <i>trim</i>
<b>pixd</b> <i>x y</i>	Disable pixel field
<b>cal</b> <i>x y</i>	Set calibrate pulses to pixel field
<b>cald</b>	Disable all calibrate pulses
<b>mask</b>	Mask all double columns and pixels

## Digital Signal Probe

<b>d1</b> <i>source</i>	Assign signal source to D1 output
<b>d2</b> <i>source</i>	Assign signal source to D2 output
<i>source</i>	0 = GND 1 = CLK 2 = SDA 3 = send 4 = pg_tok 5 = pg_trg 6 = pg_cal 7 = pg_res 8 = pg_rest 9 = pg_sync 10 = CTR 11 = TIN 12 = TOUT 13 = clk_present 14 = clk_good 15 = adc_send 16 = CRC

## Analog Signal Probe

<b>a1</b> <i>source</i>	Assign signal source to A1 output
<b>a2</b> <i>source</i>	Assign signal source to A2 output
<i>source</i>	0 = TIN 1 = SDATA1 2 = SDATA2 3 = CTR 4 = CLK 5 = SDA 6 = TOUT 7 = GND

## Data Aquisition DAQ

<b>dopen</b> <i>size</i>	Open DAQ and assign memory <i>size</i> = size of buffer (# samples)
<b>dclose</b>	Close DAQ and free buffer
<b>dstart</b>	Enable data flow
<b>dstop</b>	Disable data flow
<b>dsize</b>	Show DAQ buffer fill state
<b>dread</b>	Read DAQ buffer and interpret as digital data
<b>dreada</b>	Read DAQ buffer and interpret as analog data
<b>adcena</b>	Enable ADC channel for DAQ
<b>adcds</b>	Disable ADC channel for DAQ
<b>deser</b> <i>mode</i>	Configure DESER160 for DAQ