MAIN PROJECT

ROUTER 1x3 IN SYSTEM VERILOG

SUBMITTED BY MELVIN RIJOHN T 04/02/2025

Table of Contents

TESTBENCH FILES	
TRANSACTION	
GENERATOR	
DRIVER	
INTERFACE	
MONITOR	
SCOREBOARD	
ENVIRONMENT	14
TESTBENCH TOP	15
DESIGN (ROUTER 1x3)	17
ROUTER TOP	17
FSM_CONTROLLER	
REGISTER	22
FIFO	
SYNCHRONIZER	28
OUTPUT	a-

TESTBENCH FILES

TRANSACTION

```
AUTHOR: METECH
                                                            */
/*
      FILE NAME: transaction.sv
                                                            */
/*
      DESCRIPTION: Formatting data packet
                                                            */
/*
      DATE: 03/02/2025
                                                            */
// Packet type enumeration for defining packet states
typedef enum logic[1:0]{RESET = 0, HEADER = 1, PAYLOAD = 2, PARITY = 3}
pkt_type_t;
// Packet class definition
class Packet;
   // Randomizable fields representing packet attributes
   rand bit[7:0] header;
   rand bit[7:0] data;
   rand bit pkt valid;
   randc bit rd_en_0;
   randc bit rd en 1;
   randc bit rd_en_2;
   // Status signals
   bit vld out 0;
   bit vld out 1;
   bit vld_out_2;
   bit err;
   bit busy;
   bit rst;
   // Data output signals
   bit [7:0] dout_0;
   bit [7:0] dout_1;
   bit [7:0] dout 2;
   // Parity check logic
   logic[7:0] parity;
   // Packet type enumeration variable
```

```
pkt_type_t pkt_type;
// Constraints to ensure valid header values
constraint con1 {
   header[1:0] != 2'b11;
   header[7:2] != 0;
   header[7:2] <= 20;
}
// Function to copy data from another Packet instance
function void copy(Packet tmp);
    data = tmp.data;
    pkt valid = tmp.pkt valid;
    rd_en_0 = tmp.rd_en_0;
    rd en 1 = tmp.rd en 1;
    rd_en_2 = tmp.rd_en_2;
    vld out 0 = tmp.vld out 0;
    vld_out_1 = tmp.vld_out_1;
    vld out 2 = tmp.vld out 2;
    err = tmp.err;
   busy = tmp.busy;
    dout 0 = tmp.dout 0;
    dout_1 = tmp.dout_1;
    dout 2 = tmp.dout 2;
    parity = tmp.parity;
endfunction
```

endclass

GENERATOR

```
/*
                                               */
     AUTHOR: METECH
/*
                                               */
     FILE NAME: generator.sv
/*
     DESCRIPTION: Generates input streams
                                               */
/*
     DATE: 03/02/2025
class Generator;
  mailbox #(Packet) mbx; // Mailbox for communication with driver
  event drv done; // Event to synchronize with driver
  Packet pkt; // Packet instance
```

```
bit[7:0] header; // Header field storage
    function new(mailbox #(Packet) mbx, event drv_done);
        this.mbx = mbx; // Initialize mailbox
        this.drv_done = drv_done; // Initialize event
    endfunction
    task run(int loopCount = 1);
        repeat(loopCount) begin
            pkt = new(); // Create a new packet instance
            pkt.parity = 0; // Initialize parity bit
            $display("[%0tps] Generator: Starting....", $time);
            pkt.pkt_type = RESET; // Send reset packet
            mbx.put(pkt);
            @(drv_done); // Wait for driver to complete
            if(!pkt.randomize()) $error("Randomization failed"); //
Randomize packet fields
            pkt.pkt type = HEADER; // Set packet type to HEADER
            header = pkt.header; // Store header value
            pkt.parity = pkt.parity ^ pkt.header; // Compute parity
            mbx.put(pkt); // Send header packet
            @(drv_done);
            for (int i = 0; i < header[7:2]; i++) begin // Loop through</pre>
payload data
                if(!pkt.randomize()) $error("Randomization failed"); //
Randomize payload data
                pkt.parity = pkt.parity ^ pkt.data; // Update parity
                pkt.pkt_type = PAYLOAD; // Set packet type to PAYLOAD
                mbx.put(pkt); // Send payload packet
                @(drv done);
            end
            pkt.pkt_type = PARITY; // Set packet type to PARITY
            pkt.data = pkt.parity; // Store computed parity in data field
            mbx.put(pkt); // Send parity packet
        end
    endtask
endclass
```

DRIVER

```
/*
                                                                */
       AUTHOR: METECH
/*
       FILE NAME: driver.sv
                                                                */
/*
       DESCRIPTION: Drives the input streams to the dut
                                                                */
       DATE: 03/02/2025
class Driver;
   local bit[7:0] header; // Stores packet header data
   mailbox #(Packet) mbx; // Mailbox for communication with other
components
   event drv done; // Event to signal when driving is done
   virtual router if vif; // Virtual interface for DUT interaction
   function new(mailbox #(Packet) mbx, event drv done, virtual router if
vif);
       this.mbx = mbx; // Initialize mailbox
       this.drv done = drv done; // Initialize event
       this.vif = vif; // Initialize virtual interface
   endfunction
   task run();
       $display("[%0tps] Driver: Starting...", $time);
       forever begin
          Packet pkt = new(); // Create new packet instance
          mbx.get(pkt); // Retrieve packet from mailbox
          drive(pkt); // Drive packet data to DUT
          vif.rd_en_0 = pkt.rd_en_0; // Set read enable signals
          vif.rd_en_1 = pkt.rd_en_1;
          vif.rd en 2 = pkt.rd en 2;
          ->drv done; // Signal driver completion
       end
   endtask
   task drive(Packet pkt);
       case (pkt.pkt type)
          RESET: reset_dut(); // Handle reset packet
          HEADER: drive header(pkt); // Handle header packet
          PAYLOAD: drive_payload(pkt); // Handle payload packet
          PARITY: drive parity(pkt); // Handle parity packet
```

```
default: $display("Invalid packet type"); // Handle invalid
packet types
        endcase
    endtask
    task reset_dut();
        vif.rst = 0; // Deassert reset
        @(posedge vif.clk);
        vif.rst = 1; // Assert reset
        vif.pkt_valid = 0; // Deassert packet valid
        @(posedge vif.clk);
    endtask
    task drive_header(Packet pkt);
        wait(vif.busy == 0); // Wait until DUT is not busy
        @(negedge vif.clk);
        vif.pkt valid = 1; // Assert packet valid
        vif.data = pkt.header; // Drive header data
        @(posedge vif.clk);
        @(posedge vif.clk);
    endtask
    task drive_payload(Packet pkt);
        wait(vif.busy == 0); // Wait until DUT is not busy
        @(negedge vif.clk);
        vif.pkt valid <= 1; // Assert packet valid</pre>
        vif.data <= pkt.data; // Drive payload data</pre>
    endtask
    task drive_parity(Packet pkt);
        wait(vif.busy == 0); // Wait until DUT is not busy
        @(negedge vif.clk);
        vif.pkt valid <= 0; // Deassert packet valid</pre>
        vif.data <= pkt.parity; // Drive parity data</pre>
    endtask
endclass
```

INTERFACE

```
/*
       AUTHOR: METECH
                                                                  */
       FILE NAME: interface.sv
                                                                  */
/*
       DESCRIPTION: Actual interface definition
                                                                  */
       DATE: 03/02/2025
interface router if();
   logic clk;
                     // Clock signal
   logic [7:0] data; // Reset signal logic pkt valid.
   logic pkt_valid;
   logic pkt_valid;  // Packet valid signal
logic rd_en_0;  // Read enable signal for output 0
   logic rd_en_1;
                     // Read enable signal for output 1
   logic rd_en_2;  // Read enable signal for output 2
logic vld_out_0;  // Valid output signal for output 0
   logic vld_out_1;  // Valid output signal for output 1
logic vld_out_2;  // Valid output signal for output 2
   logic err;
                      // Error signal
   logic [7:0] dout_1; // Data output for output 1
   logic [7:0] dout 2; // Data output for output 2
   initial clk = 0; // Initialize clock to 0
   always #5 clk = ~clk; // Clock toggles every 5 time units
```

endinterface

MONITOR

```
mailbox #(Packet) mbx_in; // Mailbox for storing incoming packets
    mailbox #(Packet) mbx_out; // Mailbox for storing outgoing packets
    event drv done; // Event to synchronize with the driver
    virtual router if vif; // Virtual interface for communication with
DUT
    int count = 0; // Counter for incoming packets
    int prev val = 0; // Stores previous output value to detect changes
    function new(mailbox #(Packet) mbx in, mailbox #(Packet) mbx out,
event drv_done, virtual router_if vif);
        this.mbx in = mbx in; // Initialize input mailbox
        this.mbx out = mbx out; // Initialize output mailbox
        this.drv done = drv done; // Initialize event
        this.vif = vif; // Initialize virtual interface
    endfunction
    task run();
        $display("[%0tps] Monitor: Starting...", $time);
        forever begin
            checkPacket in(header); // Check incoming packets
        end
    endtask
    task run1();
        checkPacket out(); // Check outgoing packets
    endtask
    task checkPacket in(ref bit[7:0] header);
        Packet item = new(); // Create a new packet instance
        @(drv done); // Wait for driver completion
       @(posedge vif.clk);
        #1;
        item = parsePacket(); // Parse packet data from interface
        if(!header && item.pkt valid) begin
            item.pkt_type = HEADER; // Identify header packet
            header = item.data;
        end
        else if(header && item.pkt valid) begin
            item.pkt_type = PAYLOAD; // Identify payload packet
        end
        else if(header && !item.pkt valid) begin
            item.pkt type = PARITY; // Identify parity packet
```

```
end
        else begin
            item.pkt type = RESET; // Identify reset packet
        end
        mbx_in.put(item); // Store packet in input mailbox
        count = count + 1; // Increment packet count
    endtask
    task checkPacket_out();
        int count 1 = 0;
        Packet item = new(); // Create a new packet instance
        while(count_1 < header[7:2] + 1) begin // Process expected number</pre>
of packets
            @(posedge vif.clk);
            #1;
            wait(vif.rd_en_0 || vif.rd_en_1 || vif.rd_en_2); // Wait for
read enable signals
            item = parsePacket(); // Parse packet data from interface
            if(item.rd_en_0 && (item.dout_0 != 0) && (prev_val !=
item.dout 0)) begin
                mbx_out.put(item); // Store packet in output mailbox
                count_1 = count_1 + 1; // Increment processed packet
count
                prev val = item.dout 0; // Update previous value
            end
            else if(item.rd en 1 && (item.dout 1 != 0) && (prev val !=
item.dout_1)) begin
                mbx out.put(item);
                count 1 = count 1 + 1;
                prev val = item.dout 1;
            end
            else if (item.rd en 2 && (item.dout 2 != 0) && (prev val !=
item.dout 2)) begin
                mbx out.put(item);
                count_1 = count_1 + 1;
                prev val = item.dout 2;
            end else begin
                count 1 = count 1; // Maintain count if no new data
            end
        end
```

endtask

```
function Packet parsePacket();
    Packet pkt = new(); // Create a new packet instance
    pkt.rst = vif.rst;
    pkt.pkt valid = vif.pkt valid;
    pkt.data = vif.data;
    pkt.rd en 0 = vif.rd en 0;
    pkt.rd en 1 = vif.rd en 1;
    pkt.rd_en_2 = vif.rd_en_2;
    pkt.vld_out_0 = vif.vld out 0;
    pkt.vld out 1 = vif.vld out 1;
    pkt.vld out 2 = vif.vld out 2;
    pkt.err = vif.err;
    pkt.busy = vif.busy;
    pkt.dout 0 = vif.dout 0;
    pkt.dout 1 = vif.dout 1;
    pkt.dout_2 = vif.dout_2;
    return pkt; // Return parsed packet
endfunction
```

endclass

SCOREBOARD

```
*/
   AUTHOR: METECH
/*
   FILE NAME: scoreboard.sv
                                                           */
/*
    DESCRIPTION: Verifies design using the received output and golden reference */
    DATE: 03/02/2025
class Scoreboard;
   bit[7:0] header = 0; // Stores the packet header
   mailbox #(Packet) mbx_in; // Mailbox for input packets
   mailbox #(Packet) mbx_out; // Mailbox for output packets
   virtual router if vif; // Virtual interface for router
   bit[7:0] in_stream[$], out_stream[$]; // Queues to store input and
output data streams
   logic TX_done = 0; // Transmission done flag
   logic RX_done = 0; // Reception done flag
   int prev val = 0; // Stores previous value to prevent duplicates
```

```
// Constructor: Initializes mailboxes
function new(mailbox #(Packet) mbx in, mailbox #(Packet) mbx out);
    this.mbx in = mbx in;
    this.mbx_out = mbx_out;
endfunction
// Task to process incoming packets
task in run();
    $display("[%0tps] Scoreboard: Starting...", $time);
    forever begin
        Packet pkt;
        if(mbx in.num() > 0) begin
            mbx_in.get(pkt);
            checkPacket(pkt, this.header);
        end else begin
            #10; // Wait to avoid busy-waiting
        end
    end
endtask
// Task to process outgoing packets
task out_run();
    int count = 1;
    forever begin
        Packet pkt;
        if (mbx_out.num() > 0) begin
            mbx out.get(pkt);
            checkPacket 1(pkt);
            checkall();
            if (!(count > header[7:2] + 1)) begin
               count = count + 1;
            end
        end else begin
            #10; // Prevent busy-waiting
        end
    end
endtask
// Task to check incoming packets and store them
task checkPacket(Packet item, ref bit[7:0] header);
   bit[8:0] cnt;
    if(item.pkt_valid && item.rst) begin
        if(item.pkt type == HEADER) begin
```

```
header = item.data;
                cnt = header[7:2] + 2;
                in_stream.push_back(header);
            end
            if(item.pkt_type == PAYLOAD || item.pkt_type == PARITY) begin
                in stream.push back(item.data);
            end
        end
    endtask
    // Task to check outgoing packets and store them
    task checkPacket 1(Packet item);
        if(item.rd en 0 && (item.dout 0 != 0) && (prev val !=
item.dout_0)) begin
            out stream.push back(item.dout 0);
            prev val = item.dout 0;
        end
        else if(item.rd_en_1 && (item.dout_1 != 0) && (prev_val !=
item.dout 1)) begin
            out stream.push back(item.dout 1);
            prev val = item.dout 1;
        end
        else if(item.rd_en_2 && (item.dout_2 != 0) && (prev_val !=
item.dout 2)) begin
            out_stream.push_back(item.dout_2);
            prev val = item.dout 2;
        end
    endtask
    // Task to compare input and output streams for verification
    task checkall();
        int in parity = 0;
        int out parity = 0;
        if((in_stream.size() == header[7:2] + 1) && (out_stream.size() ==
header[7:2] + 1)) begin
            foreach(in stream[i]) begin
                in_parity = in_parity ^ in_stream[i];
            end
            in stream.push back(in parity);
            foreach(out stream[i]) begin
                out_parity = out_parity ^ out_stream[i];
            end
```

```
out_stream.push_back(out_parity);
        if(in_parity == out_parity) begin
**********************/");
           $display("/* Successfully verified Router 1x3");
           $display("/* Input: %0p", in_stream);
           $display("/* Output: %0p", out stream);
************************/");
        end
        else begin
           $display("Verification unsuccessful: in parity = %0h,
out_parity = %0h", in_parity, out_parity);
        end
     end
  endtask
endclass
```

ENVIRONMENT

```
AUTHOR: METECH
                                                      */
/*
      FILE NAME: environment.sv
                                                      */
/*
     DESCRIPTION: Connects driver, generator, monitor &scoreboard
                                                      */
     DATE: 03/02/2025
`include "transaction.sv"
`include "generator.sv"
`include "driver.sv"
`include "monitor.sv"
`include "scoreboard.sv"
// Environment class to instantiate and connect all verification
components
class Environment;
   Generator gen; // Generates test packets
   Driver drv; // Drives packets to DUT
```

```
Monitor mon; // Monitors DUT output
    Scoreboard sbd; // Compares expected vs actual results
    mailbox #(Packet) drv mbx; // Mailbox for driver communication
    mailbox #(Packet) sbd mbx in; // Mailbox for input packets to
    mailbox #(Packet) sbd mbx out; // Mailbox for output packets from
scoreboard
    event drv done; // Event to synchronize driver completion
    virtual router_if vif; // Virtual interface for DUT interaction
    function new(virtual router if vif);
        drv mbx = new(); // Initialize driver mailbox
        sbd_mbx_in = new(); // Initialize input mailbox for scoreboard
        sbd mbx out = new(); // Initialize output mailbox for scoreboard
        gen = new(drv_mbx, drv_done); // Instantiate generator
        drv = new(drv mbx, drv done, vif); // Instantiate driver
        mon = new(sbd_mbx_in, sbd_mbx_out, drv_done, vif); // Instantiate
monitor
        sbd = new(sbd mbx in, sbd mbx out); // Instantiate scoreboard
    endfunction
    task run();
        fork
            gen.run(); // Run generator
            drv.run(); // Run driver
            mon.run(); // Run monitor
            mon.run1(); // Additional monitor function
            sbd.in run(); // Run input side of scoreboard
            sbd.out run(); // Run output side of scoreboard
        join
    endtask
endclass
```

TESTBENCH TOP

```
`include "interface.sv"
`include "environment.sv"
module tb();
    router_if intf(); // Instantiate the router interface
    Environment env = new(intf); // Create environment instance with the
interface
    router dut(intf.clk, intf.rst, intf.data, intf.pkt_valid,
intf.rd_en_0, intf.rd_en_1, intf.rd_en_2, intf.vld_out_0, intf.vld_out_1,
intf.vld_out_2, intf.err, intf.busy, intf.dout_0, intf.dout_1,
intf.dout 2); // Instantiate the router DUT
    initial begin
        env.run(); // Execute testbench environment
    end
    initial begin
        $dumpfile("out.vcd"); // Specify the VCD file for waveform
dumping
        $dumpvars(1); // Dump all variables for debugging
        #2000 $finish; // Terminate simulation after 2000 time units
        end
endmodule
```

DESIGN (ROUTER 1x3)

ROUTER TOP

```
AUTHOR: METECH
                                                               */
/*
                                                               */
       FILE NAME: router.sv
/*
       DESCRIPTION: Top level module of a 1x3 router
                                                               */
                                                               */
       DATE: 21/12/2024
module router (
   input logic clk,
                                   // Clock input
   input logic rst,
                                  // Reset input
   input logic [7:0] d_in,
                                  // Data input (8 bits)
   input logic pkt_valid,
                                  // Packet validity signal
   input logic rd en 0,
                                  // Read enable for FIFO 0
   input logic rd_en_1,
                                  // Read enable for FIFO 1
   input logic rd en 2,
                                  // Read enable for FIFO 2
   output logic vld_out_0,
                                  // Valid output for FIFO 0
   output logic vld_out_1,
                                  // Valid output for FIFO 1
   output logic vld_out_2,
                                  // Valid output for FIFO 2
   output logic err,
                                  // Error signal
   output logic busy,
                                   // Busy signal indicating
processing
   output logic [7:0] dout_0,
                                  // Data output from FIFO 0
   output logic [7:0] dout_1,
output logic [7:0] dout_2
                                  // Data output from FIFO 1
                                  // Data output from FIFO 2
);
   // Internal wire declarations for FIFO control signals and state
management
   logic soft_rst_0, full_0, empty_0;
   logic soft rst 1, full 1, empty 1;
   logic soft_rst_2, full_2, empty 2;
   logic fifo_full, detect_addr, ld_state, laf_state;
   logic full_state, lfd_state, rst_int_reg;
   logic parity_done, low_pkt_valid, wr_en reg;
   logic [2:0] wr en;
                               // Write enable for the FIFOs
   logic [7:0] din;
                                // Data input to FIFOs
   // Instantiate FIFOs
```

```
fifo FIFO_0 (clk, rst, soft_rst_0, wr_en[0], rd_en_0, lfd_state, din,
full_0, empty_0, dout_0);
    fifo FIFO_1 (clk, rst, soft_rst_1, wr_en[1], rd_en_1, lfd_state, din,
full 1, empty 1, dout 1);
    fifo FIFO_2 (clk, rst, soft_rst_2, wr_en[2], rd_en_2, lfd_state, din,
full_2, empty_2, dout_2);
    // Instantiate synchronizer to manage input data and FIFO states
    synchronizer SYNC (
        clk, rst, d_in[1:0], detect_addr,
        full 0, full 1, full 2,
        empty_0, empty_1, empty_2,
        wr en reg, rd en 0, rd en 1, rd en 2,
        wr_en, fifo_full,
        vld out 0, vld out 1, vld out 2,
        soft_rst_0, soft_rst_1, soft_rst_2
    );
    // Instantiate registers to store data and manage errors
    register REG 0 (
        clk, rst, pkt valid, d in,
        fifo full, detect addr,
        ld_state, laf_state, full_state, lfd_state,
        rst int reg, din, err,
        parity_done, low_pkt_valid
    );
    // Instantiate FSM controller to manage router states and operations
    fsm controller FSM (
        clk, rst, pkt valid, fifo full,
        empty_0, empty_1, empty_2,
        soft_rst_0, soft_rst_1, soft_rst_2,
        parity done, low pkt valid,
        d_in[1:0], wr_en_reg,
        detect_addr, ld_state, laf_state,
        lfd state, full state,
        rst int reg, busy
    );
```

endmodule

FSM CONTROLLER

```
/*
                                                       */
      AUTHOR: METECH
/*
      FILE NAME: fsm controller.sv
                                                       */
/*
      DESCRIPTION: FSM Controller module
                                                       */
      DATE: 21/12/2024
                                                       */
module fsm controller (
                         // Clock input
   input logic clk,
   input logic rst,
input logic pkt_valid,
   input logic rst,
                         // Active-low reset signal
                         // Signal indicating a valid packet is
present
                     // Signal indicating FIFO is full
   input logic fifo_full,
   input logic fifo empty 0,
                         // Signal indicating FIFO 0 is empty
   input logic fifo_empty_2,
                         // Signal indicating FIFO 2 is empty
   input logic soft_rst_0,
                         // Soft reset signal for FIFO 0
   input logic soft_rst_1,
                         // Soft reset signal for FIFO 1
  complete
   input logic low pkt valid, // Signal indicating a low-valid packet
condition
   input logic[1:0] din,
                         // 2-bit input specifying the
destination FIFO
  output logic detect_addr, // Signal to detect packet address
   output logic ld state,
                         // Load data state indicator
   output logic laf state,
                         // Load after full state indicator
                       // Load after full state indicator
// Load first data state indicator
   output logic lfd_state,
   output logic full_state,
                         // FIFO full state indicator
  output logic busy
                          // Busy signal indicating FSM activity
);
 // State encoding for the FSM (1x3 router control)
 parameter DECODE_ADDRESS = 3'b000; // State to decode packet
address
 parameter LOAD_FIRST_DATA = 3'b001; // State to load the first data
word
```

```
parameter LOAD_DATA = 3'b010; // State to load subsequent data
words
  parameter WAIT TILL EMPTY = 3'b011; // Wait for the target FIFO to
become empty
  parameter CHECK PARITY ERROR = 3'b100; // State to check for parity
errors
 parameter LOAD_PARITY = 3'b101; // Load parity word
parameter FIFO_FULL_STATE = 3'b110; // State when FIFO is full
parameter LOAD_AFTER_FULL = 3'b111; // Load data after the FIFO
becomes non-full
  logic [2:0] PS, NS; // Current State (PS) and Next State (NS) registers
  // State transition logic triggered on the rising edge of the clock
  always @(posedge clk) begin
    if (!rst)
      PS <= DECODE ADDRESS; // Reset state to DECODE ADDRESS
    else if (soft_rst_0 || soft_rst_1 || soft_rst_2)
      PS <= DECODE ADDRESS; // On any soft reset, transition to
DECODE ADDRESS
    else
      PS <= NS; // Transition to the next state
  end
  // Next state logic based on the current state and input conditions
  always @(*) begin
    NS = DECODE ADDRESS; // Default next state
    case (PS)
      DECODE ADDRESS: begin
        if ((pkt valid && din == 0 && fifo empty 0) ||
             (pkt valid && din == 1 && fifo empty 1) ||
             (pkt valid && din == 2 && fifo empty 2))
          NS = LOAD FIRST DATA; // Load first data if FIFO is empty
        else if ((pkt valid && din == 0 && ~fifo empty 0) ||
                  (pkt valid && din == 1 && !fifo empty 1) ||
                  (pkt valid && din == 2 && !fifo empty 2))
          NS = WAIT TILL EMPTY; // Wait if target FIFO is not empty
        else
          NS = DECODE_ADDRESS; // Stay in the current state
      end
      LOAD FIRST DATA: NS = LOAD DATA; // Transition to LOAD DATA state
      LOAD DATA: begin
```

```
if (fifo full)
          NS = FIFO FULL STATE; // If FIFO is full, transition to full
state
        else if (!fifo full && !pkt valid)
          NS = LOAD PARITY; // If no more data, load parity
        else
          NS = LOAD DATA; // Continue loading data
      end
      WAIT TILL EMPTY: begin
        if (fifo empty 0 || fifo empty 1 || fifo empty 2)
          NS = LOAD FIRST DATA; // If any FIFO becomes empty, load first
data
        else
          NS = WAIT TILL EMPTY; // Continue waiting
      end
      FIFO_FULL_STATE: begin
        if (!fifo full)
          NS = LOAD AFTER FULL; // If FIFO is no longer full, load after
full
        else
          NS = FIFO_FULL_STATE; // Stay in the full state
      end
      LOAD AFTER FULL: begin
        if (!parity done && !low pkt valid)
          NS = LOAD DATA; // If parity not done and valid, load data
        else if (!parity done && low pkt valid)
          NS = LOAD PARITY; // If low packet valid, load parity
        else if (parity done)
          NS = DECODE ADDRESS; // If parity done, decode next address
      end
      LOAD PARITY: NS = CHECK PARITY ERROR; // Transition to parity check
      CHECK PARITY ERROR: begin
        if (fifo full)
          NS = FIFO_FULL_STATE; // If FIFO is full, go to full state
        else
          NS = DECODE ADDRESS; // Otherwise, decode next address
      end
    endcase
  end
```

```
// Output assignments based on the current state
  assign detect addr = (PS == DECODE ADDRESS); // Detect address in
decode state
  assign wr en req = (PS == LOAD DATA | PS == LOAD PARITY | PS ==
LOAD AFTER FULL); // Write enable in specific states
  assign full state = (PS == FIFO FULL STATE); // Indicate FIFO full
state
  assign lfd state = (PS == LOAD FIRST DATA); // Indicate load first data
  assign busy = (PS == LOAD FIRST DATA | PS == LOAD PARITY | PS ==
FIFO FULL STATE | PS == LOAD AFTER FULL | PS == WAIT TILL EMPTY | PS
== CHECK PARITY ERROR); // Indicate FSM is busy
  assign ld_state = (PS == LOAD_DATA); // Indicate load data state
  assign laf state = (PS == LOAD AFTER FULL); // Indicate load after full
state
  assign rst int reg = (PS == CHECK PARITY ERROR); // Reset internal
register during parity check
```

endmodule

REGISTER

```
/*
   AUTHOR: METECH
                           */
/*
                            */
   FILE_NAME: register.sv
                           */
/*
   DESCRIPTION: register module
   DATE: 21/12/2024
module register (
                // Clock input
 input logic clk,
 data validity
 input logic fifo_full,
                 // Signal indicating if the FIFO is
ful1
 input logic detect_addr,
                // Signal for address detection
  active
```

```
input logic laf_state,
                               // Signal indicating load after full
state
   input logic full state,
                                // Signal indicating the full state
of the system
   input logic lfd_state,
                                // Signal indicating load first data
state
   register
   output logic [7:0] dout, // 8-bit data output
   output logic low_pkt_valid // Signal indicating low packet validity
);
 // Internal registers to store data, parity, and intermediate values
 logic [7:0] header, int_reg, int_parity, ext_parity;
 // PARITY DONE LOGIC: Controls when the parity check is marked as done
 always @(posedge clk) begin
   if (!rst)
     parity done <= 0;  // Reset parity done flag</pre>
   else if (detect addr)
                      // Reset if address detection occurs
     parity_done <= 0;</pre>
   else if ((ld state && (~fifo full) && (~pkt valid)) ||
            (laf_state && low_pkt_valid && (~parity_done)))
     parity done <= 1;</pre>
                       // Set parity done if conditions are met
 end
 // LOW PACKET VALID LOGIC: Manages the `low pkt valid` flag
 always @(posedge clk) begin
   if (!rst)
     low_pkt_valid <= 0;  // Reset low packet valid flag</pre>
   else if (rst int reg)
     low_pkt_valid <= 0;  // Reset if internal register is reset</pre>
   else if (ld_state && ~pkt_valid)
     low_pkt_valid <= 1;  // Set if in load state and no valid packet</pre>
 end
 // DATA OUT LOGIC: Controls the data output based on various states
 always @(posedge clk) begin
   if (!rst) begin
     dout <= 0;
                          // Reset data output
     header <= 0;
                          // Reset header register
                          // Reset internal register
     int reg <= 0;
```

```
end else if (detect addr && pkt valid && din[1:0] != 2'b11)
      header <= din;
                           // Capture header if address is detected
and packet is valid
    else if (lfd state)
      dout <= header;</pre>
                       // Output header if in load first data
state
    else if (ld state && ~fifo full)
      dout <= din;</pre>
                              // Output data if in load state and FIFO is
not full
    else if (ld_state && fifo_full)
                        // Store data in internal register if FIFO
      int reg <= din;</pre>
is full
    else if (laf_state)
      dout <= int_reg;</pre>
                         // Output internal register data if in load
after full state
  end
  // PARITY CALCULATE LOGIC: Computes the internal parity for error
checking
  always @(posedge clk) begin
    if (!rst)
      int parity <= 0;  // Reset internal parity</pre>
    else if (detect_addr)
      int parity <= 0;  // Reset if address detection occurs</pre>
    else if (lfd_state && pkt_valid)
      int parity <= int parity ^ header; // XOR with header data if
packet is valid
    else if (ld state && pkt valid && ~full state)
      int parity <= int parity ^ din; // XOR with data input if in load</pre>
state
    else
      int parity <= int parity; // Hold current parity value</pre>
  end
  // ERROR LOGIC: Checks if there is a parity error
  always @(posedge clk) begin
    if (!rst)
      err <= 0; // Reset error flag</pre>
    else if (parity_done) begin
      if (int parity == ext parity)
        err <= 0; // No error if internal and external parity match</pre>
      else
        err <= 1; // Set error if parities do not match</pre>
    end else
```

FIFO

```
AUTHOR: METECH
/*
    FILE NAME: fifo.sv
                                            */
/*
    DESCRIPTION: 16x9 Fifo Module
                                            */
    DATE: 21/12/2024
/*
module fifo (
  input logic clk,
                   // Clock input signal
  input logic rst,
                   // Active-low reset signal
  outputs
  input logic wr_en,
                   // Write enable signal
  // Read enable signal
(header)
  input logic [7:0] din, // 8-bit input data to write into the
FIF0
  output logic full, // Full flag indicating the FIFO is full
  output logic empty,
                    // Empty flag indicating the FIFO is
empty
  output logic [7:0] dout // 8-bit output data from the FIFO
);
```

```
logic [4:0] rd_ptr, wr_ptr; // Read and write pointers (5 bits to
track overflow)
 logic [6:0] intCount;  // Counter for tracking multi-byte
packet size
 logic [8:0] mem[15:0];  // Memory array with 9-bit width for
data + header bit
                                  //
 lfd state signal
 // Latching lfd_state signal with each clock cycle
 always @(posedge clk) begin
   if (!rst)
     lfd state t <= 0;  // Reset lfd state t when reset is active</pre>
     lfd state t <= lfd state; // Store the current lfd state value</pre>
 end
 // Managing data output based on read enable and empty status
 always @(posedge clk) begin
   if (!rst)
     dout <= 8'b0;
                            // Reset dout to 0 on reset
   else if (soft reset)
     dout <= 8'bz;</pre>
                      // Set dout to high impedance on soft
reset
   else if (rd_en && !empty)
     dout <= mem[rd ptr[3:0]][7:0]; // Read data from memory if enabled</pre>
and not empty
   else if (intCount == 0)
     dout <= 8'bz;</pre>
                     // High impedance when no data to output
 end
 // Memory write logic: Writing input data into the FIFO
 always @(posedge clk) begin
   if (!rst || soft reset) begin
     // Reset all memory locations on reset or soft reset
     for (int i = 0; i < 16; i = i + 1)
       mem[i] <= 0;
   end else if (wr en && !full) begin
     // Write data into memory if write enabled and not full
     if (lfd state t) begin
       mem[wr_ptr[3:0]][8] <= 1'b1; // Mark as header word</pre>
       mem[wr ptr[3:0]][7:0] <= din; // Store input data</pre>
     end else begin
       mem[wr_ptr[3:0]][8] <= 1'b0; // Mark as regular data word</pre>
```

```
mem[wr_ptr[3:0]][7:0] <= din; // Store input data</pre>
      end
    end
  end
  // Write pointer update logic
  always @(posedge clk) begin
    if (!rst)
      wr ptr <= 0;
                               // Reset write pointer
    else if (wr_en && !full)
      wr ptr <= wr ptr + 1;  // Increment write pointer on write enable</pre>
  end
  // Read pointer update logic
  always @(posedge clk) begin
    if (!rst)
      rd ptr <= 0;
                               // Reset read pointer
    else if (rd_en && !empty)
      rd ptr <= rd ptr + 1; // Increment read pointer on read enable
  end
  // Internal counter management for tracking data packets
  always @(posedge clk) begin
    if (rd en && !empty) begin
      // If header word, initialize intCount with data size + 1
      if (mem[rd ptr[3:0]][8] == 1'b1)
        intCount <= mem[rd_ptr[3:0]][7:2] + 1'b1;</pre>
      // Otherwise, decrement intCount if it's not zero
      else if (intCount != 0)
        intCount <= intCount - 1'b1;</pre>
    end
  end
  // Full flag: Set when write and read pointers overlap with different
MSBs
  assign full = (wr_ptr == {~rd_ptr[4], rd_ptr[3:0]});
  // Empty flag: Set when write and read pointers are identical
  assign empty = (rd_ptr == wr_ptr);
```

endmodule

SYNCHRONIZER

```
/*
      AUTHOR: METECH
                                                              */
       FILE NAME: synchronizer.sv
                                                              */
      DESCRIPTION: Synchronizer Module
/*
                                                              */
      DATE: 21/12/2024
                                                              */
module synchronizer (
                          // Clock input signal
   input logic clk,
   input logic rst,
                            // Active-low reset signal
   selection
   detection is active
   input logic full_1,
                            // Signal indicating if FIFO 1 is full
   input logic full 2,
                            // Signal indicating if FIFO 2 is full
                           // Signal indicating if FIFO 0 is empty
                         // Signal indicating if FIFO 0 is empty
// Signal indicating if FIFO 1 is empty
// Signal indicating if FIFO 2 is empty
// Write enable register input
// Read enable signal for FIFO 0
// Read enable signal 1
   input logic empty 0,
   input logic empty 1,
   input logic empty 2,
   input logic wr_en_reg,
input logic rd_en_0,
   input logic rd_en_1,
                            // Read enable signal for FIFO 1
   input logic rd_en_2,
                            // Read enable signal for FIFO 2
   output logic [2:0] wr_en, // 3-bit output to control write enable for
each FIFO
   output logic fifo full, // Output indicating if the selected FIFO
is full
   output logic vld_out_0,  // Valid output signal for FIFO 0 (not
empty)
   output logic vld_out_1,  // Valid output signal for FIFO 1 (not
empty)
   output logic vld_out_2,  // Valid output signal for FIFO 2 (not
empty)
   output logic soft reset 0,// Soft reset signal for FIFO 0
   output logic soft_reset_1,// Soft reset signal for FIFO 1
   output logic soft reset 2 // Soft reset signal for FIFO 2
);
 // Registers to count cycles for each FIFO's inactivity
 logic [5:0] count0, count1, count2;
```

```
logic [1:0] tmp_din; // Temporary register to hold the address input
  // Capture 'din' value on the detection of address
  always @(posedge clk) begin
    if (!rst)
      tmp_din <= 0; // Reset 'tmp_din' to 0 when reset is active</pre>
    else if (detect addr)
      tmp din <= din; // Store 'din' if address detection is active</pre>
  end
  // Control logic for write enable and FIFO full status based on
'tmp din'
  always @(*) begin
    case (tmp_din)
      2'b00: begin // Case for FIFO 0
        fifo full <= full 0; // Set full status for FIFO 0
        wr en <= (wr en reg) ? 3'b001 : 0; // Enable write if 'wr en reg'</pre>
is set
      end
      2'b01: begin // Case for FIFO 1
        fifo full <= full 1; // Set full status for FIFO 1</pre>
        wr_en <= (wr_en_reg) ? 3'b010 : 0; // Enable write if 'wr_en_reg'</pre>
is set
      end
      2'b10: begin // Case for FIFO 2
        fifo full <= full 2; // Set full status for FIFO 2
        wr_en <= (wr_en_reg) ? 3'b100 : 0; // Enable write if 'wr_en_reg'</pre>
is set
      end
      default: begin // Default case: no FIFO selected
        fifo full <= 0;
        wr_en <= 0;
      end
    endcase
  end
  // Assign valid outputs based on FIFO emptiness
  assign vld_out_0 = (~empty_0); // Valid if FIFO 0 is not empty
  assign vld_out_1 = (~empty_1); // Valid if FIFO 1 is not empty
  assign vld out 2 = (~empty 2); // Valid if FIFO 2 is not empty
  // Monitor FIFO 0 for inactivity and trigger soft reset if needed
  always @(posedge clk) begin
    if (!rst) begin
```

```
count0 <= 0;
    soft_reset_0 <= 0; // Reset state for FIFO 0</pre>
  end else if (vld_out_0) begin // If FIFO 0 has valid data
    if (!rd en 0) begin // If not being read
      if (count0 == 29) begin // After 30 cycles
        soft_reset_0 <= 1; // Trigger soft reset</pre>
        count0 <= 0; // Reset counter</pre>
      end else begin
        soft reset 0 <= 0;
        count0 <= count0 + 1; // Increment counter</pre>
      end
    end else
      count0 <= 0; // Reset counter if being read</pre>
  end
end
// Monitor FIFO 1 for inactivity and trigger soft reset if needed
always @(posedge clk) begin
  if (!rst) begin
    count1 <= 0;
    soft reset 1 <= 0; // Reset state for FIF0 1</pre>
  end else if (vld out 1) begin // If FIFO 1 has valid data
    if (!rd_en_1) begin // If not being read
      if (count1 == 29) begin // After 30 cycles
        soft_reset_1 <= 1; // Trigger soft reset</pre>
        count1 <= 0; // Reset counter</pre>
      end else begin
        soft reset 1 <= ∅;
        count1 <= count1 + 1; // Increment counter</pre>
      end
    end else
      count1 <= 0; // Reset counter if being read</pre>
  end
end
// Monitor FIFO 2 for inactivity and trigger soft reset if needed
always @(posedge clk) begin
  if (!rst) begin
    count2 <= 0;
    soft reset 2 <= 0; // Reset state for FIFO 2</pre>
  end else if (vld_out_2) begin // If FIFO 2 has valid data
    if (!rd en 2) begin // If not being read
      if (count2 == 29) begin // After 30 cycles
        soft reset 2 <= 1; // Trigger soft reset</pre>
```

```
count2 <= 0; // Reset counter
end else begin
    soft_reset_2 <= 0;
    count2 <= count2 + 1; // Increment counter
end
end else
    count2 <= 0; // Reset counter if being read
end
end
end
end
end
end</pre>
```

OUTPUT