

1


2

3

4


U_HDMI HDMI.SchDoc	U_B15 B15.SchDoc
U_Ethernet Ethernet.SchDoc	U_B16 B16.SchDoc
	U_B34 B34.SchDoc
U_LED_SW_BUT LED_SW_BUT.SchDoc	U_FPGA-CFG FPGA-CFG.SchDoc
U_SYS_MAX10_CTRL SYS_MAX10_CTRL.SchDoc	U_FPGA-MGT FPGA-MGT.SchDoc
U_SOUND SOUND.SchDoc	U_EXP_Slot EXP_Slot.SchDoc
U_B13 B13.SchDoc	U_FPGA-PWR FPGA-PWR.SchDoc
U_B14 B14.SchDoc	U_JOY JOY.SchDoc
	U_KEYBOARD KEYBOARD.SchDoc

U_POWER POWER.SchDoc
U_PowerMain PowerMain.SchDoc
U_VGA VGA.SchDoc
U_EXT_HEADER EXT_HEADER.SchDoc
U_EXP_Slot EXP_Slot.SchDoc
U_Floppy Floppy.SchDoc



Serial1
Serial
Serialnumber 6,3 x 6.3mm

LOGO1
TE Logo PRINT Layer
LOGO PRINT



Design drawn by:	IG
Checked by:	MR
Assembly variant:	[No Variations]
Created by:	VariantCreatedBy
Modified by:	VariantModifiedBy
Modified at:	VariantDateModification



Title: MEGA65

A4 Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 Copyright: Trenz Electronic GmbH

Page 1 of 23

Filename: TE0765.SchDoc

1

2

3

4


1

2






3

4

Grove CONN



PMOD CONN



Title: MEGA65

A4 | Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 | Copyright: Trenz Electronic GmbH

Page 2 of 23

Filename: EXT_HEADER.SchDoc

1

2

3







4

1

2

3

4



Title: MEGA65

A4 Number: TE0765 [No Variations]

Rev. 03

Date: 2020-06-29 Copyright: Trenz Electronic GmbH

Page 3 of 23


Filename: EXP_Slot.SchDoc

1


2

3

4



Title: MEGA65		Rev. 03
A4	Number: TE0765 [No Variations]	
Date: 2020-06-29	Copyright: Trenz Electronic GmbH	Page 4 of 23
Filename: B13.SchDoc		



Title: MEGA65

A4 Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 Copyright: Trenz Electronic GmbH

Page 5 of 23


Filename: B14.SchDoc

1

2

3

4



Title:
MEGA65

A4 | Number: TE0765
[No Variations]

Rev.
03

Date: 2020-06-29 | Copyright: Trenz Electronic GmbH

Page 6 of 23


Filename: B15.SchDoc

1

2

3

4




1

2

3

4



1

2

3

4



Title: MEGA65


A4 | Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 Copyright: Trenz Electronic GmbH

Page 8 of 23

Filename: B34.SchDoc



Title: MEGA65	
A4	Number: TE0765 [No Variations]
Date: 2020-06-29	Copyright: Trenz Electronic GmbH
Page 9 of 23	
Filename: FPGA-CFG.SchDoc	

A

A

B


B

C

C

D

D



Title: MEGA65


A4 Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 Copyright: Trenz Electronic GmbH

Page 10 of 23

Filename: FPGA-MGT.SchDoc



Title: MEGA65

A4 Number: TE0765
[No Variations]

Date: 2020-06-29 Copyright: Trenz Electronic GmbH


Rev.
03


1

2

60

1





Title: MEGA65


A4 | Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 | Copyright: Trenz Electronic GmbH

Page 13 of 23

Filename: JOY.SchDoc



Title: MEGA65



A4 Number: TE0765
[No Variations]


Rev. 03


Date: 2020-06-29 Copyright: Trenz Electronic GmbH


Page 14 of 23

Filename: KEYBOARD.SchDoc













Title: MEGA65		
A4	Number: TE0765 [No Variations]	Rev. 03
Date: 2020-06-29	Copyright: Trenz Electronic GmbH	Page 18 of 23
Filename: Ethernet.SchDoc		



http://linux-sunxi.org/MicroSD_Breakout



Title: MEGA65


A4 | Number: TE0765
[No Variations]




Rev. 03

Date: 2020-06-29 | Copyright: Trenz Electronic GmbH

Page 19 of 23

Filename: LED_SW_BUT.SchDoc





Title: MEGA65

A4 Number: TE0765
[No Variations]

Date: 2020-06-29 Copyright: Trenz Electronic GmbH / TT Page 21 of 23


Filename: **POWER.SchDoc**

1

2

3

4



Title: MEGA65

A4 Number: TE0765
[No Variations]

Rev. 03

Date: 2020-06-29 Copyright: Trenz Electronic GmbH

Page 22 of 23

Filename: SOUND.SchDoc

1

2

3

4

REVISION HISTORY

REV	Description	
-03	<p>1. Added a VRP resistor on bank 65;</p> <p>2. LDO U33 is changed on ADP7102ACPZ;</p> <p>3. Signal FPGA IO0 is connected on AE18 pin of FPGA;</p> <p>4. Signal DBG_LED3 is connected on AD18 pin of FPGA;</p> <p>5. Signal MIO13_25 connected to J1 pin 33 instead MIO25.</p> <p>6. Resistor R84 is removed;</p> <p>7. LED D1 moved on edge of PCB;</p> <p>8. Added THT testpoints J4 on CPLD_JTAGEN, R76 was removed;</p> <p>9. Signals B49_XX_X are renamed in B88_XX_X;</p> <p>10. C241 is changed on 1nF;</p> <p>11. Length of CLK signals on RFADC and RFDAC are adjusted;</p> <p>12. Wrong connection on U8 is fixed (PCB);</p> <p>13. Wrong connection PGOOD1 pin of U7 is fixed;</p>	IG



Title: MEGA65		
A4	Number: TE0835 [No Variations]	Rev. 03
Date: 2020-06-29	Copyright: Trenz Electronic GmbH	Page 23 of 23
Filename: Revision_Changes.SchDoc		

