

# MIDDLE EAST TECHNICAL UNIVERSITY NORTHERN CYPRUS CAMPUS ELECTRICAL AND ELECTRONICS ENGINEERING PROGRAM

#### **EEE 446 Computer Architecture**

#### Lab Module 4/5

## MULTI-CYCLE CPU DESIGN w/ SPLIT INSTRUCTION AND DATA MEMORY

Name, Surname Doğukan Fikri Arat

**Student ID** 2079648

Name, Surname Saad Yousaf

**Student ID** 2246536

#### Objective

In this lab module, we were responsible for designing our complete CPU by using split Data and Instruction memories, all controlled and synchronized using a hardwired control unit. Our main aim was to obtain functionality of all our ISA instructions while minimizing the CPI. A front panel was also implemented to start and stop the CPU execution and choose between a free running and manual clock for debugging. We made modifications to our datapath to accommodate the few changes we made and fix some errors we encountered while testing the datapath in the previous module. The complete updated datapath is included in Appendix B. We tested all individual instructions to verify their functionality and the results have been reported in this report.

## High Level CPU Design




Figure 1: Complete CPU high-level design with front panel (Note: Hi-Res picture in Appendix A)

## MULTI-8 ISA complete list of instructions

| Instruction | Туре | Operands        | Description  | Operation                     | Opcode | OAP |
|-------------|------|-----------------|--|-------------------------------|--------|-----|
| ADD         | R    | Rd, Rs, Rt, Cin | Add two registers and a carry (Cin)  | Rd <= Rs + Rt + Cin           | 0      | 0   |
| ADDI        | I    | Rd, Rs, C       | Add a register and a constant ( C )  | Rd <= Rs + C                  | 1      | Х   |
| SUB         | R    | Rd, Rs, Rt, Cin | Subtract two registers and a carry (Cin)   | Rd <= Rs - Rt - Cin           | 0      | 1   |
| AND         | R    | Rd, Rs, Rt      | Logical AND two registers  | Rd <= Rs ^ Rt                 | 0      | 4   |
| ANDI        | I    | Rd, Rs, C       | Logical AND two registers and a constant ( C )   | Rd <= Rs ^ C                  | 2      | Х   |
| OR          | R    | Rd, Rs, Rt      | Logical OR two registers   | Rd <= Rs <sup>v</sup> Rt      | 0      | 3   |
| DMADDR      | J    | С               | Set most significant 2-bits of Data Memory Address to least significant 2-bits of constant ( C )   | DM_address[8:9] <= C<br>[1:0] | 3      | Х   |
| XOR         | R    | Rd, Rs, Rt      | Logical XOR two registers  | Rd <= Rs ⊕ Rt                 | 0      | 6   |
| SLT         | R    | Rd, Rs, Rt      | If Rs <rt, else="" rd="0.&lt;/td"><td>Rs-Rt, Rd &lt;= N (zero flag)</td><td>0</td><td>5</td></rt,> | Rs-Rt, Rd <= N (zero flag)    | 0      | 5   |
| MUL         | R    | Rd, Rs, Rt      | Multiply two registers   | [Rd,Rd+1] <= Rs * Rt          | 0      | 2   |
| DIV         | R    | Rd, Rs, Rt      | Divide two registers   | Rs / Rt, [Rd,Rd+1] <= [Q, A]  | 0      | 7   |
| SLL         | I    | Rd, Rs, C       | Logical shift left Rs and save into Rd with constant amount (C)                                    | Rd <= Rs << C                 | 4      | Х   |
| SRL         | I    | Rd, Rs, C       | Logical shift right Rs and save into Rd with constant amount ( C )                                 | Rd <= Rs >> C                 | 5      | Х   |
| SRA         | I    | Rd, Rs, C       | Arithmetic shift right Rs and save into Rd with constant amount ( C )                              | Rd <= Rs >> C                 | 6      | Х   |
| LW          | I    | Rd, Rs, C       | Load 16-bit word from data memory  | [Rd,Rd+1] <= MEM [Rs + C]     | 7      | Х   |
| LWU         | I    | Rd, Rs, C       | Load upper byte from data memory location  | [Rd, -] <= MEM [Rs + C]       | 8      | Х   |
| LWL         | I    | Rd, Rs, C       | Load lower byte from data memory location  | [-, Rd] <= MEM [Rs + C]       | 9      | Х   |
| SW          | I    | Rd, Rs, C       | Store 16-bit word to data memory   | MEM [Rs + C] <= [Rd,Rd+1]     | 10     | Х   |
| SWU         | I    | Rd, Rs, C       | Store 8-bit data to upper byte of data memory location   | MEM [Rs + C] <= [Rd, -]       | 11     | Х   |

Table 1: List of Instructions

| Instruction | Туре | Operands  | Description  | Operation                           | Opcode | OAP |
|-------------|------|-----------|--|-------------------------------------|--------|-----|
| SWL         | I    | Rd, Rs, C | Store 8-bit data to lower byte of data memory location | MEM [Rs + C] <= [-,Rd]              | 12     | Х   |
| BREQ        | I    | Rd, Rs, D | Branch if Rd equals Rs                                 | if Rs-Rd=0, i.e. Z=1, PC <= PC + D  | 13     | Х   |
| BRNE        | I    | Rd, Rs, D | Branch if Rd not equal to Rs                           | if Rs-Rd!=0, i.e. Z=0, PC <= PC + D | 14     | Х   |
| JUMP        | J    | D         | Jump to address location (C)                           | PC <= PC+C                          | 15     | Х   |

<sup>\*</sup> D is the branch Destination Address, calculated by counting the number of addresses we want to branch less 1.

\*C is the jump destination address

Table 1: List of Instructions

#### MULTI-8 Instruction formats:

| R-TYPE      |                    |               |                |       |  |  |  |  |
|-------------|--------------------|---------------|----------------|-------|--|--|--|--|
| 4-bit       | 3-bit              | 3-bit         | 3-bit          | 3-bit |  |  |  |  |
| OPCODE (Op) | DESTINATION (Rd)   | SOURCE_1 (Rs) | SOURCE_2 (Rt)  | OAP   |  |  |  |  |
|             |                    |               |                |       |  |  |  |  |
| I-TYPE      |                    |               |                |       |  |  |  |  |
| 4-bit       | 3-bit              | 3-bit         | 6-bit          |       |  |  |  |  |
| OPCODE (Op) | DESTINATION (Rd)   | SOURCE_1 (Rs) | CONSTANT ( C ) |       |  |  |  |  |
|             |                    |               |                |       |  |  |  |  |
| J-TYPE      |                    |               |                |       |  |  |  |  |
| 4-bit       | 12-bit             |               |                |       |  |  |  |  |
| OPCODE (Op) | Op) CONSTANT ( C ) |               |                |       |  |  |  |  |

Table 2: Different instruction types supported by MULTI-8 ISA




Figure 2: J type instruction state transitions

#### I-type Instructions

Example: Add immediate instruction: ADDI R7,R7,2 (0001111111000010) (R7=0 initially) (Add 2 to register 7 and store to register 7)




Figure 3: I type instruction state transitions (Immediate)




Figure 4: I type instruction state transitions (Conditional Branch)

#### • R-type Instructions

Example: Add instruction: ADD R2,R6,R7 (0000010110111000) (R7=1 and R6=R2=0 initially) (Add R6 to R7 and store to R2)




Figure 5: R type instruction state transitions

#### Sample code sequence simulation

ADDI \$\$0, \$\$0, 12 # \$\$0 = 12

ADDI \$\$1, \$\$1, 2 # \$\$1 = 2

SUB \$\$2, \$\$0, \$\$1 # \$\$2 = 10

SW \$S2, \$S1, 0 # MEM[2] = 000A

LW \$S3, \$S1, 0 # \$S3,\$S4 = MEM[2]

BREQ \$S3, \$S2, 16 # PC = 16

JMP 3 # PC = 3 (@ PC = 16)




Figure 6: Code sequence simulation

#### New added blocks

#### • Front panel




Figure 7: Block diagram of front panel

#### • Control Unit




Figure 8: Block diagram of control unit

## Verilog code for front panel and control unit

### Front panel

```
module Front_Panel(RUN, CLR, A_M, MAN_CLK, CLK, clock, RUN_ind, CLR_ind, A_M_ind, PC_RST);
output reg CLK;
output reg RUN_ind, CLR_ind, A_M_ind, PC_RST;
input RUN, CLR, A_M, MAN_CLK, clock;
always @*
begin
        if(RUN)
        begin
                RUN_ind <= 1'b1;
                if(A_M==0)
                        begin
                        CLK <= clock;
                        A_M_ind <= 1'b1;
                        end
                if(A_M==1)
                        begin
                         CLK <= MAN_CLK;
                        A_M_ind <= 1'b0;
                        end
        end
        if(RUN==0)
        begin
        RUN_ind <= 1'b0;
        end
```

```
if(CLR==1)
begin
CLR_ind <= 1'b1;
PC_RST <= 1'b1;
end

if(CLR==0)
begin
CLR_ind <= 1'b0;
PC_RST <= 1'b0;
end
end</pre>
```

#### **Control Unit**

Note: The code for the control unit is too long to add to the document. It can be provided as a softcopy upon request.

Appendix A: CPU Design PC\_RST RF\_EN RUN CLK MULT EN RUN\_ind Z\_FLAG ina AUTO MAN\_CLK CLK CLR\_ind LDQ A.M. ind PC\_MUX\_SEL[1..0 PC\_RST SR SE PLUS1\_SEL A\_SEL[1..0 B\_SEL[1..0 PC\_EN MUL\_SEL INST TYPE MUX SEL D\_SEL[1\_0 OAPI2\_0 DATA\_MEM\_SEL WB\_SEL UL\_SE WR\_EN INST REG EN counterchk[3.0] OUTBUT INSTR\_MEM\_ADDRESS[9.0] DUTPUT \_\_\_\_\_ Q\_REG[7..0] PUTPUT RF\_B\_READ\_PORT[7.0]

DATA\_MEM\_DATA\_IN[15.0]

DATA\_MEM\_DATA\_OUT[15.0]

DATA\_MEM\_DATA\_OUT[15.0]

