

Training Course
on

FPGA based Digital Design using Verilog HDL




By

NAUMAN MIR
(*HDL Designer*)

*** *Organized by* Skill Development Council,**
(*Ministry of Labour, Manpower and overseas Pakistani*)
Govt. of Pakistan.

Core Generator

➤ The CORE Generator System is a design tool that delivers parameterized cores optimized for Xilinx® FPGAs. It provides you with a catalog of ready-made functions ranging in complexity from simple arithmetic operators such as adders, accumulators, and multipliers, to system-level building blocks such as filters, transforms, FIFOs, and memories.




Core Generator – contd.

➤ Starting the CORE Generator from Xilinx ISE

The CORE Generator can be opened from within Project Navigator in these ways:

- If you have added a core to an ISE project, you can then open the CORE Generator GUI from within the ISE Project Navigator. Project Navigator will run on a PC.




Core Generator – contd.

To open the CORE Generator GUI from within Xilinx ISE:

- a. In Project Navigator, select an IP core name in the Sources in Project window.
- b. Click the "+" icon next to the Coregen process in the Processes for Current Source window.

The Manage Cores process shows in the processes window.


- c. Double-click on Manage Cores. The CORE Generator window displays.



Core Generator – contd.

❑ To Instantiate an IP Core in an HDL Source

1. Select Edit > Language Template to open the Language Template window.
2. Click the "+" icon next to COREGEN in the Language Template window. The COREGEN directory will expand.





Core Generator – contd.

- 3. Click the "+" on either VHDL Component Instantiation or Verilog Component Instantiation. The list of available instantiation templates will expand.**
- 4. Click on the core to display the instantiation template you want to use. The template will display in the right pane of the Language Template window.**
- 5. Cut and paste the template into the open HDL file in the ISE Text Editor window.**

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface for the project 'FIFO_CORE'. The main window shows the 'FIFO_CORE Project Status' and 'FIFO_CORE Partition Summary' sections. The 'FIFO_CORE Project Status' section includes the following information:

Project File:	Module Name:	Target Device:	Product Version:	Current State:	Errors:	Warnings:	Updated:
FIFO_CORE.isc	fifo_top	xc2s150-5pq208	ISE 8.2i	Placed and Routed	No Errors	3 Warnings	Wed Jul 18 14:36:42 2007

The 'FIFO_CORE Partition Summary' section indicates that no partition information was found.

The 'New Source Wizard - Select Source Type' dialog is open, showing the 'IP (Coregen & Architecture Wizard)' selected. The file name is 'ram_32x8' and the location is 'E:\Personal\FPGA_Course\SDC_Course\FPGA_Cot...'. The 'Add to project' checkbox is checked.

The 'Utilization Summary' table is also visible, showing the following data:

Used	Available	Utilization	Note(s)
15	3,456	1%	
27	3,456	1%	
17	1,728	1%	
17	17	100%	
0	17	0%	
27	3,456	1%	
23	140	16%	
1			
1	12	8%	
1	4	25%	

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i Design Summary window for a project named 'FIFO_CORE'. The window is divided into several panes:

- Sources:** Shows the project hierarchy with 'FIFO_CORE' as the root, containing 'xc2s150-5pq208' and 'fifo_top (fifo_top.v)'. The 'fifo_top' source is selected.
- Processes:** Lists various design processes such as 'Add Existing Source', 'Create New Source', 'Design Utilities', 'User Constraints', 'Synthesize - XST', 'Implement Design', 'Generate Programming File', and 'Analyze Design Using Chipscope'.
- FPGA Design Summary:** A tree view showing the design overview, including 'Summary', 'IOB Properties', 'Timing Constraints', 'Pinout Report', 'Clock Report', 'Errors and Warnings', 'Synthesis Messages', and 'Translation Messages'.
- FIFO_CORE Project Status:** A table providing key project information.
- FIFO_CORE Partition Summary:** A section indicating that no partition information was found.
- Utilization Summary:** A table showing resource utilization across different components.

The 'FIFO_CORE Project Status' table is as follows:

FIFO_CORE Project Status			
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'Utilization Summary' table is as follows:

	Used	Available	Utilization	Note(s)
	15	3,456	1%	
	27	3,456	1%	
	17	1,728	1%	
ic	17	17	100%	
	0	17	0%	
	27	3,456	1%	
	23	140	16%	
	1			
	1	12	8%	
	1	4	25%	

The 'New Source Wizard - Select IP' dialog box is open, showing a list of IP blocks under the 'Basic Elements' category. The list includes 'Basic Elements', 'Communication & Networking', 'Digital Signal Processing', 'Math Functions', 'Memories & Storage Elements', and 'Standard Bus Interfaces'.

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'FIFO_CORE Project Status' and 'FIFO_CORE Partition Summary'. The 'FIFO_CORE Project Status' table is as follows:

FIFO_CORE Project Status			
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'FIFO_CORE Partition Summary' table is empty, indicating no partition information was found.

The 'New Source Wizard - Select IP' dialog is open, showing the 'Dual Port Block Memory v6.3' selected under the 'RAMs & ROMs' category.

The 'Utilization Summary' table is also visible, showing the following data:

	Used	Available	Utilization	Note(s)
	15	3,456	1%	
	27	3,456	1%	
	17	1,728	1%	
ic	17	17	100%	
	0	17	0%	
	27	3,456	1%	
	23	140	16%	
	1			
	1	12	8%	
	1	4	25%	

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'FIFO_CORE Project Status' and 'FIFO_CORE Partition Summary' sections. The 'FIFO_CORE Project Status' section includes the following information:

FIFO_CORE Project Status			
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'FIFO_CORE Partition Summary' section indicates: 'No partition information was found.'

The 'New Source Wizard - Summary' dialog box is open, showing the following specifications:

- Project Navigator will create a new skeleton source with the following specifications:
- Add to Project: Yes
- Source Directory: E:\Personal\FPGA_Course\SDC_Course\FPGA_Course\LAB_Work\Week_4\Copy of ISE_CoreGenerator\FIFO_with_BRAM_by_COREGEN
- Source Type: IP (Coregen & Architecture Wizard)
- Source Name: ram_32x8.xco
- Core Type: Dual Port Block Memory; Version: 6.3

The 'Utilization Summary' table is also visible, showing the following data:

	Used	Available	Utilization	Note(s)
	15	3,456	1%	
	27	3,456	1%	
	17	1,728	1%	
ic	17	17	100%	
	0	17	0%	
	27	3,456	1%	
	23	140	16%	
	1			
	1	12	8%	
	1	4	25%	

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'FIFO_CORE Project Status' dialog, which includes the following information:

FIFO_CORE Project Status			
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'Dual Port Block Memory' configuration window is also open, showing the 'Parameters' tab. The component name is 'ram_32x8'. The memory size is configured as 16 x 16. The Port A and Port B options are set to 'Read And Write' configuration and 'Read After Write' write mode.

The 'Processes' window on the left shows the design flow steps: Add Existing Source, Create New Source, View Design Summary, Design Utilities, User Constraints, Synthesize - XST, Implement Design, Generate Programming File, and Analyze Design Using Chipscope.

The 'Summary' window on the right shows the resource utilization for the design:

Available	Utilization	Note(s)
3,456	1%	
3,456	1%	
1,728	1%	
17	100%	
17	0%	
3,456	1%	
140	16%	
12	8%	
4	25%	

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i environment. The main window shows the 'FIFO_CORE' project, with the 'Dual Port Block Memory' component selected in the hierarchy. The 'Parameters' tab is active, showing the configuration for the 'ram_32x8' component. The configuration includes memory size (Width A: 16, Depth A: 16, Width B: 16, Depth B: 16) and port options (Read And Write, Read After Write, Read Before Write). The 'Generate' button is visible at the bottom of the configuration window.

Overlaid on the ISE window is the Adobe Acrobat Professional window, displaying the 'Dual-Port Block Memory Core v6.3' datasheet. The document includes a title page with the Xilinx logo and a table of contents. The 'Features' section lists various capabilities of the core, such as support for Virtex, Virtex-E, Virtex-II, and Spartan devices, and the ability to support different pin polarities for control signals. The 'Functional Description' section provides a detailed overview of the core's architecture and operation.

The 'Dual-Port Block Memory' component configuration window shows the following parameters:

- Component Name: ram_32x8
- Memory Size: Width A: 16, Depth A: 16, Width B: 16, Depth B: 16
- Port A Options: Configuration: ☒ Read And Write, ☐ Write Only; Write Mode: ☒ Read After Write, ☐ Read Before Write
- Port B Options: Configuration: ☒ Read And Write, ☐ Write Only; Write Mode: ☒ Read After Write, ☐ Read Before Write

The 'Dual-Port Block Memory Core v6.3' datasheet includes the following sections:

- Features
- Functional Description

The 'Features' section lists the following capabilities:

- Drop-in module for Virtex™, Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-III, Spartan-3, and Spartan-3E FPGAs
- Supports all Virtex-II write mode options: Read-After-Write, Read-Before-Write, and No-Read-On-Write (Available only for Virtex-II, Spartan-3, and Spartan-3E implementations)
- Supports data widths from 1 to 256 bits
- Supports memory depths from 2 to 1M words depending on architecture selected
- Supports ROM functions, enabling simultaneous read operations from the same location
- Supports RAM functions, enabling simultaneous write operations to separate locations and simultaneous read operations from the same location
- Ports are independent of each other
- Supports asymmetric A and B port configurations
- Supports cores designed for area optimization or using a single SelectRAM™ or SelectRAM™-II primitive
- Supports different pin polarities for control signals: clock, enable, write enable and output initialization pins
- Incorporates Xilinx SmartFPGA™ technology for utmost parameterization and optimum implementation

The 'Functional Description' section provides a detailed overview of the core's architecture and operation.

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

FIFO_CORE Project Status

Field	Value	Field	Value
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

Dual Port Block Memory Configuration

Component Name:

Memory Size

Width	Valid Range	Depth	Valid Range
A: 8	1..256	A: 32	2..131072
B: 8		B: 32	

Port A Options

Configuration: ☐ Read And Write ☒ Write Only ☐ Read Only

Write Mode: ☒ Read After Write ☐ Read Before Write ☐ No Read On Write

Port B Options

Configuration: ☐ Read And Write ☐ Write Only ☒ Read Only

Write Mode: ☒ Read After Write ☐ Read Before Write ☐ No Read On Write

Buttons: Generate, Dismiss, Data Sheet..., Version Info...

Page 1 of 4

Design Example

► Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'FIFO_CORE Project Status' dialog, which provides a summary of the project configuration and current state.

FIFO_CORE Project Status

Property	Value	Property	Value
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pg208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'Dual Port Block Memory' configuration window is also open, showing the 'Parameters' tab. It displays the core's pin configuration and various design options.

Dual Port Block Memory Parameters

Port A Design Options

- Optional Pins: ☐ Enable Pin, ☐ Handshaking Pins
- Register Options: ☐ Register Inputs
- Output Register Options: Additional Output Pipe Stages: 0, ☐ SINIT pin (sync. reset of output registers)
- Init Value (Hex): 0
- Pin Polarity: Active Clock Edge: ☒ Rising Edge Triggered, ☐ Falling Edge Triggered; Enable Pin: ☒ Active High, ☐ Active Low; Write Enable: ☒ Active High, ☐ Active Low; Initialization Pin: ☒ Active High, ☐ Active Low

Summary Table

Available	Utilization	Note(s)
3,456	1%	
3,456	1%	
1,728	1%	
17	100%	
17	0%	
3,456	1%	
140	16%	
12	8%	
4	25%	

Design Example

► Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'FIFO_CORE Project Status' dialog, which provides a summary of the project configuration and status.

FIFO_CORE Project Status

Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'Dual Port Block Memory' configuration window is also open, showing the 'Parameters' tab. The window displays the core's pinout and various configuration options.

Dual Port Block Memory Configuration

Port B Design Options

- Optional Pins: ☐ Enable Pin, ☐ Handshaking Pins
- Register Options: ☐ Register Inputs
- Output Register Options: ☐ SINIT pin (sync. reset of output registers)
- Init Value (Hex): 0
- Pin Polarity: ☒ Rising Edge Triggered, ☐ Falling Edge Triggered
- Enable Pin: ☒ Active High, ☐ Active Low
- Write Enable: ☒ Active High, ☐ Active Low
- Initialization Pin: ☒ Active High, ☐ Active Low

Primitive Selection

- ☒ Optimize For Area, ☐ Select Primitive, 4kx1

Summary Table

Available	Utilization	Note(s)
3,456	1%	
3,456	1%	
1,728	1%	
17	100%	
17	0%	
3,456	1%	
140	16%	
12	8%	
4	25%	

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'FIFO_CORE Project Status' dialog, which includes the following information:

FIFO_CORE Project Status			
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007

The 'Dual Port Block Memory' configuration window is also open, showing the 'Parameters' tab. The 'Simulation Model Options' section includes a 'Warnings' checkbox labeled 'Disable Warning Messages' which is checked. The 'Initial Contents' section shows a 'Global Init Value' of 0 (Hex Value). The 'Information Panel' displays the following configuration details:

Parameter	Value
Address Width A	5
Address Width B	5
Blocks Used	1
Port A Read Pipeline Latency	1
Port B Read Pipeline Latency	1

The 'Customizing IP...' window is also visible in the background.

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot shows the Xilinx ISE 8.2i Design Summary window for the project **FIFO_CORE**. The window is divided into several panes:

- Sources:** Shows the project hierarchy with **FIFO_CORE** at the top, followed by **xc2s150-5pq208**, **fifo_top (fifo_top.v)**, **ram_32x8_inst - ram_23x8**, and **ram_32x8 (ram_32x8.xco)**.
- Processes:** Lists various processes including **Add Existing Source**, **Create New Source**, **View Design Summary**, **Design Utilities**, **User Constraints**, **Synthesize - XST**, **Implement Design**, **Generate Programming File**, and **Analyze Design Using Chipscope**.
- FPGA Design Summary:** A tree view showing the design overview and errors/warnings sections. The **Design Overview** section includes **Summary**, **IOB Properties**, **Timing Constraints**, **Pinout Report**, and **Clock Report**. The **Errors and Warnings** section includes **Synthesis Messages**, **Translation Messages**, **Map Messages**, **Place and Route Messages**, **Timing Messages**, **Bitgen Messages**, and **All Current Messages**.
- FIFO_CORE Project Status:** A table showing project details.

FIFO_CORE Project Status			
Project File:	FIFO_CORE.isc	Current State:	Placed and Routed
Module Name:	fifo_top	Errors:	No Errors
Target Device:	xc2s150-5pq208	Warnings:	3 Warnings
Product Version:	ISE 8.2i	Updated:	Wed Jul 18 14:36:42 2007
- FIFO_CORE Partition Summary:** A table showing partition information.

FIFO_CORE Partition Summary	
No partition information was found.	
- Device Utilization Summary:** A table showing logic utilization and distribution.

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	15	3,456	1%	
Number of 4 input LUTs	27	3,456	1%	
Logic Distribution				
Number of occupied Slices	17	1,728	1%	
Number of Slices containing only related logic	17	17	100%	
Number of Slices containing unrelated logic	0	17	0%	
Total Number of 4 input LUTs	27	3,456	1%	
Number of bonded IOBs	23	140	16%	
IOB Flip Flops	1			
Number of Block RAMs	1	12	8%	
Number of GCLKs	1	4	25%	

The **Transcript** pane at the bottom shows the following output:

```
Customizing IP...
Finished Customizing.
Generating IP...
Generating Implementation files.
Generating the VHDL wrapper.
Generating the VHDL instantiation template.
Generating the Verilog wrapper.
Generating the Verilog instantiation template.
Generating the ASY file.
Generating the SYM file.
Generating ISE symbol file...
Finished Generating.
Successfully generated ram_32x8.
```

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot shows the Xilinx ISE 8.2i Design Summary window for the project **FIFO_CORE**. The window is divided into several panes:

- Project Status:** Displays project file, module name, target device, and product version.
- Partition Summary:** Shows no partition information was found.
- Device Utilization Summary:** A table showing logic utilization and distribution.
- Design Overview:** A tree view of design messages and reports.
- Project Properties:** Checkboxes for enabling enhanced design summary and message filtering.
- Enhanced Design Summary Contents:** Checkboxes for showing partition data, errors, warnings, failing constraints, and clock report.
- Transcript:** A text area showing the output of the design process.

The **Device Utilization Summary** table is as follows:

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	15	3,456	1%	
Number of 4 input LUTs	27	3,456	1%	
Logic Distribution				
Number of occupied Slices	17	1,728	1%	
Number of Slices containing only related logic	17	17	100%	
Number of Slices containing unrelated logic	0	17	0%	
Total Number of 4 input LUTs	27	3,456	1%	
Number of bonded IOBs	23	140	16%	
IOB Flip Flops	1			
Number of Block RAMs	1	12	8%	
Number of GCLKs	1	4	25%	

The **Transcript** window shows the following output:

```
Customizing IP...
Finished Customizing.
Generating IP...
Generating Implementation files.
Generating the VHDL wrapper.
Generating the VHDL instantiation template.
Generating the Verilog wrapper.
Generating the Verilog instantiation template.
Generating the ASY file.
Generating the SYM file.
Generating ISE symbol file...
Finished Generating.
Successfully generated ram_32x8.
```

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The main window shows the 'Sources' pane on the left, listing the project hierarchy: 'FIFO_CORE' (xc2s150-5pq208) containing 'fifo_top (fifo_top.v)' and 'ram_32x8_inst - ram_23x8'. The 'Processes' pane on the left shows a list of processes, including 'Add Existing Source', 'Create New Source', 'View Design Summary', 'Design Utilities', 'User Constraints', 'Synthesize -XST', 'Implement Design', 'Generate Programming File', and 'Analyze Design Using Chipscope'. The 'Design Summary' pane on the right shows the 'COREGEN' component instantiation, including 'VERILOG Component Instantiation' and 'VHDL Component Instantiation'. The 'Language Templates' pane on the right shows the Verilog code for the 'ram_32x8' core, which is a template for instantiating the core. A context menu is open over the Verilog code, showing options like 'Undo', 'Redo', 'Cut', 'Copy', 'Paste', 'Delete', and 'Select All'. The 'Copy' option is highlighted. The 'Transcript' pane at the bottom shows the output of the 'Generate Programming File' process, indicating that the core was successfully generated.

```
// The following must be inserted into your Verilog file
// core to be instantiated. Change the instance name and
// (in parentheses) to your own signal names.

ram_32x8 YourInstanceName (
    .addra(addra),
    .addrb(addrb),
    .clka(clka),
    .clkb(clkb),
    .dina(dina),
    .doutb(doutb),
    .wea(wea) );
```

Started : "Launching Design Summary".
Customizing IP...
Finished Customizing.
Generating IP...
Generating Implementation files.
Generating the VHDL wrapper.
Generating the VHDL instantiation template.
Generating the Verilog wrapper.
Generating the Verilog instantiation template.
Generating the ASY file.
Generating the SYM file.
Generating ISE symbol file...
Finished Generating.
Successfully generated ram_32x8.

Copy the selection and put it on the Clipboard

FPGA (fpgacourse@yahoo.com)

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i software interface. The main window shows the Verilog code for a FIFO core, with a context menu open over the code. The menu includes options like Undo, Redo, Cut, Copy, Paste, Delete, Comment, Uncomment, Indent, Go to, Save As..., Toggle Bookmark, Toggle Breakpoint, and Line Numbers. The console window at the bottom shows the progress of the design summary generation, indicating that the Block RAM core has been successfully generated.

Sources:

- Sources for: Synthesis/Implementation
- Number of: LUTs
- Hierarchy: FIFO_CORE
- xc2s150-5pq208
- fifo_top (fifo_top.v)
- ram_32x8_inst - ram_32x8 ...

Processes:

- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize -XST
- Implement Design
- Generate Programming File
- Analyze Design Using Chipscope

Verilog Code:

```
88 end
89
90 always @ (posedge clk or negedge rst_n)
91 begin
92     if (~rst_n)
93         diff_ptr <= 5'd0 ;
94     else if (wrt_ptr >= rd_ptr)
95         diff_ptr <= wrt_ptr - rd_ptr ;
96     else
97         diff_ptr <= DEPTH - rd_ptr + wrt_ptr ;
98 end
99
100 assign full_sig = (diff_ptr == DEPTH - 1) ;
101 assign empty_sig = (diff_ptr == 5'd0) ;
102 assign over_flow = (full_sig & wrt_sig) ;
103 assign under_flow = (empty_sig & rd_sig) ;
104
105 // DUAL BLOCK RAM from ISE 8.2i Core Generator
106 ram_32x8 YourInstanceName (
107     .addra(addra),
108     .addrb(addrb),
109     .clka(clka),
110     .clkb(clkb),
111     .dina(dina),
112     .doutb(doutb),
113     .wea(wea));
114
115 endmodule
```

Console:

```
Started : "Launching Design Summary".
Customizing IP...
Finished Customizing.
Generating IP...
Generating Implementation files.
Generating the VHDL wrapper.
Generating the VHDL instantiation template.
Generating the Verilog wrapper.
Generating the Verilog instantiation template.
Generating the ASY file.
Generating the SYM file.
Generating ISE symbol file...
Finished Generating.
Successfully generated ram_32x8.
```

Transcript:

- Console
- Errors
- Warnings
- Tcl Console
- Find in Files

Ln 109 Col 17 CAPS NUM SCRL Verilog

Design Example

➤ Generate Block RAM Core from Core Generator Tool (ISE 8.2i)

The screenshot displays the Xilinx ISE 8.2i interface. The title bar indicates the project path: `E:\Personal\FPGA_Course\SDC_Course\FPGA_Course\LAB_Work\Week_4\Copy of ISE_CoreGenerator\FIFO_with_BRAM_by_CORGEN\FIFO_CORE\FIFO_CORE.isc - [fifo_top.v]`.

Sources Window: Shows the project hierarchy. The selected source is `fifo_top (fifo_top.v)`, which contains the `ram_32x8_inst` (instantiated from `ram_32x8 (ram_32x8.xco)`).

Processes Window: Lists the design steps. The current step is `Analyze Design Using Chipscope`.

Main Editor: Displays the Verilog code for `fifo_top.v`. The code includes a `shift_reg_tx` signal and a `ram_32x8` block instantiated from the `ISE 8.2i Core Generator`.

```
87     rd_ptr <= rd_ptr ;
88 end
89
90 always @(posedge clk or negedge rst_n)
91 begin
92     if (~rst_n)
93         diff_ptr <= 5'd0 ;
94     else if (wrt_ptr >= rd_ptr)
95         diff_ptr <= wrt_ptr - rd_ptr ;
96     else
97         diff_ptr <= DEPTH - rd_ptr + wrt_ptr ;
98 end
99
100 assign full_sig = (diff_ptr == DEPTH - 1) ;
101 assign empty_sig = (diff_ptr == 5'd0) ;
102 assign over_flow = (full_sig & wrt_sig) ;
103 assign under_flow = (empty_sig & rd_sig) ;
104
105 // DUAL BLOCK RAM from ISE 8.2i Core Generator
106 ram_32x8 ram_32x8_inst (.addra (wrt_ptr),
107                          .addrb (rd_ptr),
108                          .clka (clk),
109                          .clkb (clk),
110                          .dina (din),
111                          .doutb (dout),
112                          .wea (wrt_sig)
113                          );
114 endmodule
```

Transcript Window: Shows the progress of the design summary generation.

```
Started : "Launching Design Summary".
Customizing IP...
Finished Customizing.
Generating IP...
Generating Implementation files.
Generating the VHDL wrapper.
Generating the VHDL instantiation template.
Generating the Verilog wrapper.
Generating the Verilog instantiation template.
Generating the ASY file.
Generating the SYM file.
Generating ISE symbol file...
Finished Generating.
Successfully generated ram_32x8.
```




Constraints Editor

□ Constraints Editor: The Constraints Editor is a graphical user interface (GUI) tool for entering timing constraints and pin location constraints. The user interface simplifies constraint entry by guiding you through constraint creation without your needing to understand UCF (User Constraint File) file syntax.

The Constraints Editor interface consists of a main window, four tab windows, a constraints window, an output window, and numerous dialog boxes.

Constraints Editor – contd.

➤ **Starting the Constraints Editor from the Project Navigator:** Within the Project Navigator, you can launch the Constraints Editor from the Processes window. First select a design file in the Sources window. Then double-click **Create Timing Constraints** in the Processes window, which is located within **User Constraints** underneath **Design Utilities**.




Constraints Editor – contd.


2. With the design loaded in the Constraints Editor, go to the Ports tab.
3. Right-click in the Location field corresponding to the desired I/O signal.
4. In the Location dialog box, enter the desired pin location.

➤ **Pad to Setup / Clock to Pad**
Specifies the timing relationship between an external clock and data at the pins of a device. Operates on pads or predefined groups of pads.

Pad to Setup



Clock to Pad





Constraints Editor – contd.

- **Period**
Defines a clock period.
- **Location**
Locks a user-defined port to a device pin.
- **FAST/SLOW**
Assigns a slew rate to selected port.
- **PULLUP/PULLDOWN**
Signifies a pull level (PULLUP, PULLDOWN, or KEEPER) for a selected output port. KEEPER is used for Virtex devices only. When a 3-state buffer goes to high impedance, KEEPER keeps the input level of the buffer on the pad net.



Constraints Editor – contd.

➤ **DRIVE**

This constraint assigns a signal strength to a selected port.

➤ **IOSTANDARD**


Assigns an input/output standard (LVTTTL, LVCMOS, and so forth) to a selected net attached to the port.

Constraints Editor – contd.

❑ Assigning Pins Using Xilinx PACE Tool..

To assign pin locations using the Xilinx PACE:


1. In the Processes for Source window, expand the User Constraints tree and double-click on the Assign Package Pins to display the Xilinx PAEC Tool.



Design Synthesis

➤ **Xilinx Synthesis Technology (XST) Flow:**

XST is a Xilinx® tool that synthesizes HDL designs to create Xilinx® specific netlist files called NGC files. The NGC file is a netlist that contains both logical design data and constraints that takes the place of both EDIF and NCF files.




Xilinx Synthesis Technology (XST)

➤ XST in Project Navigator:


Before you synthesize your design, you can set a variety of options for XST. The following are the instructions to set the options and run XST from Project Navigator.

1. Select your top-level design in the Source window.



Xilinx Synthesis Technology (XST) – contd.

2. To set the options, right-click Synthesize - XST in the Process window.
3. Select Properties to display the Process Properties dialog box.



Xilinx Synthesis Technology (XST) – contd.

4. When synthesis is complete, view the results by double-clicking View Synthesis Report. Following is a portion of a sample report.

The screenshot displays the Xilinx ISE Design Summary window for a project named 'ram_block'. The window is divided into several panes. The 'Sources' pane on the left shows the project hierarchy with 'ram_block' and 'xc2s150-5pq208' as sources. The 'Processes' pane below it shows the 'Synthesize - XST' process as the current step. The 'FPGA Design Summary' pane in the center lists various reports, with 'Summary' and 'Errors and Warnings' selected. The 'Project Properties' pane on the right shows settings for the design summary, including 'Enable Enhanced Design Summary' and 'Show Partition Data'. The 'RAM_BLOCK Project Status' table on the right provides a summary of the project's current state, including the project file, module name, target device, and product version. The 'RAM_BLOCK Partition Summary' table below it indicates that no partition information was found. The 'Device Utilization Summary (estimated values)' table at the bottom right provides a detailed breakdown of the device's utilization, including the number of slices, IOBs, BRAMs, and GCLKs used and available. The 'Transcript' pane at the bottom shows the output of the synthesis process, including the selected device and the utilization statistics.

Project File:	Current State:
ram_block.isc	Synthesized
Module Name:	• Errors: No Errors
Target Device:	• Warnings: No Warnings
Product Version:	• Updated: Fri Jul 13 12:26:00 2007

Partition Summary
No partition information was found.

Logic Utilization	Used	Available	Utilization
Number of Slices	0	1728	0%
Number of bonded IOBs	28	144	19%
Number of BRAMs	1	12	8%
Number of GCLKs	1	4	25%

Selected Device : 2s150pq208-5

Number of Slices:	0	out of	1728	0%
Number of IOs:	28			
Number of bonded IOBs:	28	out of	144	19%
Number of BRAMs:	1	out of	12	8%
Number of GCLKs:	1	out of	4	25%



Xilinx Synthesis Technology (XST) – contd.

➤ HDL Coding Techniques for XST:

Designs are usually made up of combinatorial logic and macros (for example, flip-flops, adders, subtractors, counters, FSMs, RAMs). The macros greatly improve performance of the synthesized designs. Therefore, it is important to use some coding techniques to model the macros so that they are optimally processed by XST.

NOTE: For detail please see the XST User Guide



Xilinx Synthesis Technology (XST) – contd.

➤ HDL Coding Techniques for XST:

During its run, XST first tries to recognize (infer) as many macros as possible. Then all of these macros are passed to the Low Level Optimization step, either preserved as separate blocks or merged with surrounded logic in order to get better optimization results. This filtering depends on the type and size of a macro (for example, by default, 2-to-1 multiplexers are not preserved by the optimization engine). You have full control of the processing of inferred macros through synthesis constraints.

Xilinx Synthesis Technology (XST) – contd.

➤ Language Support Tables

The following tables indicate which Verilog constructs are supported in XST.

Table Data Types

Nets	net type	wire	Supported
		tri	Supported
		supply0, supply1	Supported
		wand, wor, triand, trior	Supported
		tri0, tri1, trireg	Unsupported
	drive strength		Ignored
Registers	reg		Supported
	integer		Supported
	real		Unsupported
	realtime		Unsupported
Vectors	net		Supported
	reg		Supported
	vectored		Supported
	scalared		Supported

Table Constants

Integer Constants	Supported
Real Constants	Supported
Strings Constants	Unsupported

Multi-Dimensional Arrays (<= 3 dimensions)		Supported
Parameters		Supported
Named Events		Unsupported

Table Continuous Assignments

Drive Strength	Ignored
Delay	Ignored

Xilinx Synthesis Technology (XST) – contd.

➤ Language Support Tables

Table 7-6: Procedural Assignments

Blocking Assignments		Supported
Non-Blocking Assignments		Supported
Continuous Procedural Assignments	assign	Supported with limitations See "Assign and Deassign Statements"
	deassign	
	force	Unsupported
	release	Unsupported
if Statement	if, if else	Supported
case Statement	case, casex, casez	Supported

forever Statement		Unsupported
repeat Statement		Supported (repeat value must be constant)
while Statement		Supported
for Statement		Supported (bounds must be static)
fork/join Statement		Unsupported
Timing Control on Procedural Assignments	delay (#)	Ignored
	event (@)	Unsupported
	wait	Unsupported
	named events	Unsupported
Sequential Blocks		Supported
Parallel Blocks		Unsupported
Specify Blocks		Ignored

Xilinx Synthesis Technology (XST) – contd.

➤ Language Support Tables

Table 7-6: Procedural Assignments

initial Statement		Supported
always Statement		Supported
task		Supported (Recursion Unsupported)
functions		Supported (Recursion Unsupported)
disable Statement		Unsupported

Table 7-7: System Tasks and Functions

System Tasks	Ignored
System Functions	Unsupported

Table 7-8: Design Hierarchy

Module definition	Supported
Macromodule definition	Unsupported
Hierarchical names	Unsupported
defparam	Supported
Array of instances	Supported

Table 7-9: Compiler Directives

`celldefine `endcelldefine	Ignored
`default_nettype	Supported
`define	Supported
`undef, `indef, `elsif,	Supported
`ifdef `else `endif	Supported
`include	Supported
`resetall	Ignored
`timescale	Ignored
`unconnected_drive `nounconnected_drive	Ignored

Xilinx Synthesis Technology (XST) – contd.

➤ Language Support Tables

Table 7-10: Primitives

Gate Level Primitives	and nand nor or xnor xor	Supported
	buf not	Supported
	bufif0 bufif1 notif0 notif1	Supported
	pulldown pullup	Unsupported
	drive strength	Ignored
	delay	Ignored
	array of primitives	Supported
Switch Level Primitives	cmos nmos pmos rcmos rnmoss rpmoss	Unsupported
	rtran rtranif0 rtranif1 tran tranif0 tranif1	Unsupported
User Defined Primitives		Unsupported

Xilinx Synthesis Technology (XST) – contd.

➤ Verilog Reserved Keywords

Table 7-11: Verilog Reserved Keywords.

always	end	ifnone	not	rnmos	tri
and	endcase	incdir*	notif0	rpmos	tri0
assign	endconfig*	include*	notif1	rtran	tri1
automatic	endfunction	initial	or	rtranif0	triand
begin	endgenerate	inout	output	rtranif1	trior
buf	endmodule	input	parameter	scalared	trireg
bufif0	endprimitive	instance*	pmos	show-canceled*	use*
bufif1	endspecify	integer	posedge	signed	vectored
case	endtable	join	primitive	small	wait
casex	endtask	large	pull0	specify	wand
casez	event	liblist*	pull1	specparam	weak0
cell*	for	library*	pullup	strong0	weak1
cmos	force	localparam*	pulldown	strong1	while
config*	forever	macromodule	pulsetyle- _ondetect*	supply0	wire

deassign	fork	medium	pulsetyle- _onevent*	supply1	wor
default	function	module	rmos	table	xnor
defparam	generate	nand	real	task	xor
design*	genvar	negedge	realtime	time	
disable	highz0	nmos	reg	tran	
edge	highz1	nor	release	tranif0	
else	if	noshow- cancelled*	repeat	tranif1	

* These keywords are reserved by Verilog, but not supported by XST.