Training Course on



Ву

Nauman Mir (HDL Designer)

* Organized by Skill Development Council,

(Ministry of Labour, Manpower and overseas Pakistani)
Govt. of Pakistan.



Agenda – Course Introduction

- Introduction
- Why do we choose FPGA based solutions ?
- FPGA based Design Flow
- Efficient HDL Implementation Techniques
- Embedded Controllers in FPGAs
- Real-Time Debugging on FPGAs
- FPGA in Real World
- Motivation
- Course Strategy
- **□ Q** & **A**

FPGA based Digital Design using Verilog HDL

Introduction




Integrated Circuits

- Uses for digital IC technology today:
 - Standard Microprocessors
 - Used in desktop PC and embedded applications
 - Memory Chips (RAMs)
 - Application Specific ICs (ASICs)
 - Custom design to match particular applications
 - Can be optimized for low power, low cost, high performance



- > Field Programmable Logic Devices (FPGAs, CPLDs)
 - Customized to particular applications
 - Reconfigure device
 - Short time to market



Xilinx FPGA

FPGA Basics

☐ FPGA Basics

- FPGA stands for "Field Programmable Gate Array".
- > FPGA can be categorized as:
 - → Fuse/Anti-fuse based (ex: Actel)
 - → SRAM Based (ex: Xilinx, Altera)
- SRAM Based FPGAs are most popular due to its reconfigurable feature and speed
- World Popular Xilinx FPGA is typically an SRAM-based device
- Number of System Gates, Speed Grade, Frequency, No of I/Os and Build in features

Introductory Cestc are basic identity of any FP Aased Digital Design using Verilog HDL




FPGA is a Programmable Integrated Circuit consisting of:

 An internal array of Configurable Logic Blocks (CLBs).

A ring of programmable input/output blocks.

 Connected together via programmable interconnection.



Internal Architecture


FPGA based Digital Design using Verilog HDL (fpgacourse@yahoo.com)



> Some Popular Xilinx FPGAs:

 Spartan II/IIE/III, VirtexTM, Virtex-II/IV and the Monster VirtexTM-6 devices.

 Range of Xilinx FPGAs from Few 10K Gates to Multi-Million Gates with Embedded Cores.





FPGA based Digital Design using Verilog HDL (fpgacourse@yahoo.com)



Verilog HDL Basics

□ Verilog HDL Basics

- ➤ Verilog HDL is a Hardware Description Language. It describes the hardware.
- ➤ It is not a programming & procedural language.
- Verilog HDL is a concurrent language
- ➤ It enables specification of a digital system at a range of levels of abstraction: Switches, Gates, RTL, and higher
- Open Verilog International (OVI) IEEE 1364



- > Why use an HDL ?
 - Describe complex designs (millions of gates)
 - Input to synthesis tools (synthesizable subset)
 - Design exploration with simulation
- > Why not use a general purpose language
 - Support for structure and instantiation
 - Support for describing bit-level behavior
 - Support for timing
 - Support for concurrency




- > Verilog vs. VHDL
 - Verilog is relatively simple and close to C
 - VHDL is complex
 - Verilog has 60% of the world digital design market (larger share in US)

FPGA based Digital Design using Verilog HDL

Why do we choose FPGA based solutions?

Why do we choose FPGA based solutions?

- ☐ We choose FPGA based solution due to following reasons :
 - Prefer FPGA design flow over ASIC design flow
 - Traditional ASIC Design Flow






- ➤ Why do we prefer FPGA over ASIC ?
 - Customized to particular applications
 - Reconfigure hardware
 - Short time to market
 - When product has hundreds or thousands components, FPGA is preferred. Mostly in Pakistan, FPGA based solution is preferred
 - Setup cost of ASIC is too High. On the other hand min cost of FPGA is about \$5
 - There are FPGA based training boards for rapid prototyping



FPGA Vs ASIC






- Design Optimization and Specific Chip Dependency Removal
 - In latest FPGAs, there are multi-million system gates
 - FPGA has great resources having RAM Blocks, Arithmetic Operations, Signaling Compatibility and many more...
 - FPGAs are introduced as an alternative to custom ICs for implementing glue logic:


• improved density relative to discrete SSI/MSI components (within around

100x of custom ICs)



System Integration


Spartan-IIE – System Integration



FPGA versus Processor Technology



- + Configurable Hardware
- + Parallel processing in Hardware
- + Huge Hardware size having Million of Gates
- no Floating-point Arithmetic
- long turn-around times
 (Synthesis, Simulation, Place and Route)
- Memory managment




- + Floating-point Arithmetic
- + easy C programming tools
- + fast Debug- and Test options
- + Memory managment
- Serial Codeprocessing
- Limited Hardware size as compare to FPGAs



FPGA Technology

Moore's Law: In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months. He made a prediction that semiconductor technology will double its effectiveness every 18 months.



FPGA based Digital Design using Verilog HDL (fpgacourse@yahoo.com)

Virtex-6 Family FPGAs



Virtex-6 LXT FPGAs

Optimized for High-performance Logic and DSP with Low-power Serial Connectivity (1.0 Volt, 0.9 Volt)

Virtex-6 SXT FPGAs

Optimized for Ultra
High-performance DSP with
Low-power Serial Connectivity
(1.0 Volt, 0.9 Volt)

Virtex-6 HXT FPGAs

Optimized for Communications Systems Requiring Highest-bandwidth Serial Connectivity (1.0 Volt)

	Part Number	XC6VLX75T	XC6VLX130T	XC6VLX195T	XC6VLX240T	XC6VLX365T	XC6VLX550T	XC6VLX760	XC6VSX315T	XC6VSX475T	XC6VHX250T	XC6VHX255T	XC6VHX380T	XC6VHX565T
	EasyPath* FPGA Cost Reduction Solutions (1)	XCE6VLX75T	XCE6VLX130T	XCE6VLX195T	XCE6VLX240T	XCE6VLX365T	XCE6VLX550T	XCE6VLX760	XCE6VSX315T	XCE6VSX475T	XC6VHX250T	XC6VHX255T	XC6VHX380T	XC6VHX565T
Logic Resources	Slices (2)	11,640	20,000	31,200	37,680	56,880	85,920	118,560	49,200	74,400	39,360	39,600	59,760	88,560
	Logic Cells (a)	74,496	128,000	199,680	241,152	364,032	549,888	758,784	314,880	476,160	251,904	253,440	382,464	566,784
	CLB Flip-Flops	93,120	160,000	249,600	301,440	455,040	687,360	948,480	393,600	595,200	314,880	316,800	478,080	708,480
Memory Resources	Maximum Distributed RAM (Kbits)	1,045	1,740	3,040	3,650	4,130	6,200	8,280	5,090	7,640	3,040	3,050	4,570	6,360
	Block RAM/FIFO w/ ECC (36Kbits each)	156	264	344	416	416	632	720	704	1,064	504	516	768	912
	Total Block RAM (Kbits)	5,616	9,504	12,384	14,976	14,976	22,752	25,920	25,344	38,304	18,144	18,567	27,648	32,832
Clock Resources	Mixed Mode Clock Managers (MMCM)	6	10	10	12	12	18	18	12	18	12	12	18	18
I/O Resources (4,5)	Maximum Single-Ended I/O	360	600	600	720	720	1,200	1,200	720	840	320	480	720	720
	Maximum Differential I/O Pairs	180	300	300	360	360	600	600	360	420	160	240	360	360
Embedded Hard IP Resources ⁽⁸⁾	DSP48E1 Slices	288	480	640	768	576	864	864	1,344	2,016	576	576	864	864
	PCI Express [®] Interface Blocks	1	2	2	2	2	2	-	2	2	4	2	4	4
	10/100/1000 Ethernet MAC Blocks	4	4	4	4	4	4	-	4	4	4	2	4	4
	GTX Low-Power Transceivers	12	20	20	24	24	36	-	24	36	48	24	48	48
	GTH High-Speed Transceivers	-	-	-	-	-	-	-	-	-	-	24	24	24
Speed Grades	Commercial	-L1, -1, -2, -3	-L1, -1, -2	-L1, -1, -2	-L1, -1, -2, -3	-L1, -1, -2	-1, -2, -3	-1, -2, -3	-1, -2, -3	-1, -2				
	Industrial	-L1, -1, -2	-L1, -1	-L1, -1	-L1, -1, -2	-L1, -1	-1, -2	-1,-2	-1, -2	-1				
Configuration	Configuration Memory (Mbits)	25.0	41.7	58.7	70.4	91.6	137.4	176.3	99.6	149.4	76.2	76.2	114.2	153.2

Package (7) Available User I/O: SelectIO Pins (4.5) (GTX Low-power Transceivers, GTH High-speed Transceivers) FFA Packages (FF): flip-chip fine-pitch BGA (1.0 mm ball spacing) FF484 23 x 23 mm 240 (8, 0) 240 (8, 0) 29 x 29 mm 360 (12, 0) 400 (12, 0) 400 (12, 0) 400 (12, 0) 35 x 35 mm 600 (20, 0) 600 (20, 0) 600 (20, 0) 600 (20, 0) 600 (20, 0) 600 (20, 0) FF1759 42.5 x 42.5 mm 720 (24, 0) 720 (24, 0) 840 (36, 0) 720 (24, 0) 840 (36, 0) FF1760 42.5 x 42.5 mm 1,200 (0, 0) 1,200 (0, 0) 35 x 35 mm 320 (48, 0) 320 (48, 0) 35 x 35 mm 440 (24, 12) 440 (24, 12) FF1923 45 x 45 mm 480 (24, 24) 720 (40, 24) 720 (40, 24) FF1924 45 x 45 mm 640 (48, 24) 640 (48, 24)

FPGA based Digital Design using Verilog HDL

FPGA based Design Flow




FPGA based Design Steps

□ Design Steps:

- Verilog HDL is used for Hardware Designing
- Synthesis tools typically accept only a subset of the full Verilog language constructs
- Synthesis tools convert the actual design (Verilog code) to gate level netlist
- Finally design is implemented into your target technology (Xilinx FPGAs)



Design Methodology



Introductory Class

(fpgacourse@yahoo.com)



Design Example

- ☐ Example of 4-bit Ripple Carry Counter...
 - First make a design of system on paper and study its all aspects
 - Write a Behavioral Model in Verilog HDL of design for check its functionality
 - Write RTL in Verilog HDL of design
 - Synthesis tools convert the RTL design (Verilog code) to gate level netlist
 - Finally design is implemented into your target technology (Xilinx FPGAs)
 - Create a bit file of design that download in FPGA



- Software Required
 - ModelSim PE/SE/XE
 - Xilinx ISE 3.1i or Above
- Hardware Required
 - FPGA Boards (Xilinx Spartan/Virtex)
 - Xilinx Parallel / USB-Platform Cable




Design 4-bit Ripple Carry Counter

→ First we define its input and outputs ports (in size, numbers...) and assign a unique name of each port. Here

inputs: clk, clear output: q0, q1, q2, q3


(* These are all single bit)



clock T_FF tff0 T_FF tff1 tff2 tff3

4-bit Ripple Carry Counter

ModelSim main Window





```
source - ripple counter.v
File Edit View Tools Window
♦ 🚅 🗒 🞒 🖺 🖺 🖺 🖺 🔆 ※ 📑 🗆 100 ns 🕂 🖺 🖺 👺 💽 🗗 🗈
In #
                                        C:/Documents and Settings/Mir/Desktop/Ripple_Counter/rtl/ripple_counter.v
  18
  19
    module ripple counter (// Inputs
  20
  2.1
                 clear,
  22
                 // Output
  2.3
                 cnt out
  24
  25
  29 input
            clk_1hz ;
            clear :
  30 input
  31
  35 output [3:0] cnt_out;
  38 /* Internal Wires Declaration
  40 wire [3:0] cnt out;
  41
  42
    // Instantiate the T flipflops
    t ff tff0 (// Inputs
  43
  44
           .clk
                 (clk 1hz),
  45
           .rst p
                 (clear),
  47
           // Output
  48
           .tff_out (cnt_out[0])
  49
  50
  51
    t ff tff1 (// Inputs
  52
           .clk
                 (cnt out[0]),
  53
           .rst p
                 (clear),
  54
  55
           // Output
  56
           .tff_out (cnt_out[1])
  57
          );
  58
    t ff tff2 (// Inputs
  60
           .clk
                 (cnt_out[1]),
  61
           .rst_p
                 (clear),

◆ | ripple_counter.v |

                                                                                           Ln: 1 Col: 0
```




```
source - ripple counter tb.v
File Edit View Tools Window
♦ 🚅 🖫 🞒 🖟 🖺 🖺 🕰 📯 👭 💮 🔠 📑 🗆 100 ns 🕂 🖳 📭 🚉 💽 🔞 🗗 🗈
In #
                                                   C:/Documents and Settings/Mir/Desktop/Ripple_Counter/bench/ripple_counter_tb.v
   4//
                   : Irfan Faisal Mir
   5 //
        Company
                 : FPGA based Digital Design using Verilog HDL Course
         Start Date :
   7 // Last Updated:
   8 // Version : 0.1
        Abstract : This module implements Stimulus (top-level module)
  10
  11 //
        Modification History:
  13 //-----
                                                           Change Description
  15 //-----
              Irfan Faisal Mir 0.1 Original Version
  18
     module ripple_counter_tb();
  21 reg clk_66mhz;
  22 reg clear;
  23
  24 wire [6:0] dout;
  26 // Stimulate the inputs.
  27 initial
  28 begin
        clk 66mhz = 0 ;
        clear = 🛛 ;
  31 #50 clear = 1 :
  32 #15 clear = 0;
  33 #1 $monitor("The Output of Ripple Counter: %d", ripple_counter_tb.ripple_counter_top_inst.cnt_out);
  35 end
  36
  37 // Generate Clock having 10 t.u cycle time (50% Duty Cycle)
      always #10 clk 66mhz = ~clk 66mhz ;
      // Instantiate the module gate timing
      ripple counter top ripple counter top inst(// Inputs
  42
                                        .clk 66mhz
                                                   (clk 66mhz),
  43
                                        .clear
                                                   (clear ),
                                       // Output
  44
  45
                                       .dout
                                                  (dout
                                       );
  47 endmodule

◆ I ripple_counter_tb.v


                                                                                                                         Ln: 19 Col: 0 Read
```

ModelSim main Window – Design results







Waveform Viewer of ModelSim – Design results



Synthesis and Implement Design using XILINX tool




FPGA Based Design Flow



FPGA based Digital Design using Verilog HDL

Embedded Controllers in FPGAs

Microprocessor inside FPGA



FPGA based Digital Design using Verilog HDL

FPGA in Real World




FPGA in Real World

☐ How to use in Real Environment

- Xilinx FPGAs are volatile because they are based on SRAM technology.
- ➤ That is, the device loses its configuration if the power to the device is turned off.
- ➤ FPGAs typically utilize an external memory device, such as a PROM for production type environment to prevent the loss of configuration data in a power outage. Xilinx PROM are available in two different type:
 - → One Time Programmable (OTP) [XC17x]
 - → In System Programmable [XCFxxx/XC18x]



Xilinx FPGA with PROM






Real time Debugging for Xilinx FPGA


☐ The Solution: Xilinx ChipScope Pro tools

➤ As the density of FPGAs increase, so does the uselessness of test equipment probes to these devices under test.


The ChipScope Pro tools integrate key logic analyzer chip hardware components with the target design inside Xilinx FPGAs devices.


➤ The ChipScope Pro tools communicate with these components and provide the designer with a complete logic analyzer.





DINI Group:







FPGA based Digital Design using Verilog HDL

Motivation

Motivation

- ☐ System On Chip (SoC)
 - SoC means you put the entire system on a single chip
 - Your Analog and Digital Design on a single chip
 - Example of any complex design that have Micro controller, Memories, Analog portion, DSP processor and algorithm on FPGA
 - Concept is that put all above in a single chip








- New market of business in electronics
- For SoC you need the Core of every component i-e IP (Intellectual Property) of these core
- You can build your own IPs...A group of two or three engineers



FPGA based DSP Systems

☐ System Level Modeling: GSM System





Major SoC Applications

- Speech Signal Processing .
- Image and Video Signal Processing.
- Information Technologies
 - □ PC interface (USB, PCI,PCI-Express, IDE,..etc)
 Computer peripheries (printer control, LCD monitor controller, DVD controller,.etc).
- Data Communication
 - □ Wireline Communication: 10/100 Based-T, xDSL, Gigabit Ethernet,.. Etc
 - □ Wireless communication: BlueTooth, WLAN,
 2G/3G/4G, WiMax, UWB, ...,etc

FPGA based Digital Design using Verilog HDL

Course Strategy

Course Outlines

- Digital Design Methodology
- ➤ Digital Chip Design using Verilog HDL with *ModelSim* Simulator
- > Introduction to VHDL and comparison with Verilog HDL
- Controller based Designs State Machines
- ➤ Embedded Controllers Implementation of MicroBlaze
- ➤ Testing and Verification Methodology Automated Test Benches
- > Xilinx FPGA/CPLD architecture Spartan-II & Spartan-III devices
- Xilinx FPGA Design Methodology
- Design synthesis and implementation using Xilinx ISE 9.1i
- Digital Circuits Designed with built-in resources for specific FPGA
- ➤ Timing Analyzer, Core Generator, Constraint Editor, Floor Planner and iMPACT tools
- ➤ Introduction to System-on-Chip (SoC)
- > FPGA configuration modes and in-depth study of FPGA based PCB
- Real time on-chip debugging for Xilinx FPGA by using ChipScope Pro Tools
- ➤ Embedded Development Kit Overview (EDK 8.2i)
- ➤ Real time simulations with Xilinx FPGA based Training Boards
- Case Study: ***Study to build a Data Acquisitioning System FPGA



Course Duration:

Four Weeks (3 days per week)

Total Lectures:

Sixteen (18) (Time: ≈ 2 hrs per lecture)

> Total LABS:

Twenty (18) (Time: \approx 2 hrs per lab)

Group URL: www.groups.yahoo.com/group/chip_designing



Course Strategy

- Information
 - Instructor
 - Nauman Mir

email: naumanmir@ChipLogix.com

cell: +92 303 553 9956

- Prerequisite
 - Digital Logic Design
 - Computer Architecture Concept
 - Programming Basics (C language)

Skills Gained...

- After completing this comprehensive training, you will have the necessary skills to:
- Locate the design issues and solve them..
- Implement digital designs using Verilog HDL
- Create test and verification strategy for chip designing
- Design an optimize state machine based designs
- Xilinx FPGA architecture details
- Synthesis, Implementation & configuration processes using ISE 9.1
- Create design constraints and analyze synthesis & timing reports
- Use built-in resources of Xilinx FPGA in your design
- How to diagnose your Design Critical Path by using PlanAhead
- Use Xilinx Chipscope Pro tools for real-time debugging (ILA)
- Use Xilinx Chipscope Pro tools for real-time debugging (VIO)
- Create Real-time testing environment with FPGA boards





Thanks