# Training Course on



Ву

NAUMAN MIR (HDL Designer)

\* Organized by Skill Development Council,


( Ministry of Labour, Manpower and overseas Pakistani )
Govt. of Pakistan.

# M

### **Core Generator**

➤ The CORE Generator System is a design tool that delivers parameterized cores optimized for Xilinx® FPGAs. It provides you with a catalog of ready-made

functions ranging in complexity from simple arithmetic operators such as adders, accumulators, and multipliers, to systemlevel building blocks such as filters, transforms, FIFOs, and memories.




# Core Generator – contd.

➤ Starting the CORE Generator from Xilinx ISE
The CORE Generator can be opened from within
Project Navigator in these ways:

> If you have added a core to an ISE project, you can

then open the CORE Generator GUI from within the ISE Project Navigator. Project Navigator will run on a PC.






#### Core Generator - contd.

To open the CORE Generator GUI from within Xilinx ISE:

- a. In Project Navigator, select an IP core name in the Sources in Project window.
- b. Click the "+" icon next to the Coregen process in the Processes for Current Source window.

The Manage Cores process shows in the processes window.


c. Double-click on Manage Cores. The CORE Generator window displays.





#### **Core Generator – contd.**

- □ To Instantiate an IP Core in an HDL Source
- 1. Select Edit > Language Template to open the Language Template window.
- 2. Click the "+" icon next to COREGEN in the Language Template window. The COREGEN directory will expand.





🗾 XITINX - ISE - E:VPersonal/FPGA\_Course/SDC\_Course/FPGA\_Course/LAB\_Work/Week\_4/Copy of ISE\_CoreGenerator/FIFO\_with\_BRAM\_by\_CORGEN/FIFO\_CORE/FIFO\_CORE.ise - [Language Tem... 🔔 🖻 🗙





#### **Core Generator – contd.**


- 3. Click the "+" on either VHDL Component Instantiation or Verilog Component Instantiation. The list of available instantiation templates will expand.
- 4. Click on the core to display the instantiation template you want to use. The template will display in the right pane of the Language Template window.
- 5. Cut and paste the template into the open HDL file in the ISE Text Editor window.











































### **Constraints Editor**

☐ Constraints Editor: The Constraints Editor is a graphical user interface (GUI) tool for entering timing constraints and pin location constraints. The user interface simplifies constraint entry by guiding you through constraint creation without your needing to understand UCF (User Constraint File) file syntax.

The Constraints Editor interface consists of a main window, four tab windows, a constraints window, an output window, and numerous dialog boxes.

# ~


#### **Constraints Editor – contd.**

> Starting the Constraints Editor from the Project

Navigator: Within the Project Navigator, you can launch the Constraints Editor from the Processes window. First

select a design file in the Sources window. Then double-

click Create Timing Constraints in the Processes window, which is located within User Constraints underneath Design Utilities.






- 2. With the design loaded in the Constraints Editor, go to the Ports tab.
- 3. Right-click in the Location field corresponding to the desired I/O signal.

4. In the Location dialog box, enter the desired pin location.

Pad to Setup

Pad to Setup / Clock to Pad Specifies the timing relationship between an external clock and data at the pins of a device. Operates on pads or predefined groups of pads.





- PeriodDefines a clock period.
- Location Locks a user-defined port to a device pin.
- FAST/SLOW
  Assigns a slew rate to selected port.
- PULLUP/PULLDOWN Signifies a pull level (PULLUP, PULLDOWN, or KEEPER) for a selected output port.KEEPER is used for Virtex devices only. When a 3-state buffer goes to high impedance,KEEPER keeps the input level of the buffer on the pad net.



#### > DRIVE

This constraint assigns a signal strength to a selected port.

#### > IOSTANDARD

Assigns an input/output standard (LVTTL, LVCMOS, and so forth) to a selected net attached to the port.




### ☐ Assigning Pins Using Xilinx PACE Tool...

To assign pin locations using the Xilinx PACE:

1. In the Processes for Source window, expand the User Constraints tree and double-click on the Assign Package

Pins to display the Xilinx PAEC Tool.






# **Design Synthesis**

### > Xilinx Synthesis Technology (XST) Flow:

XST is a Xilinx® tool that synthesizes HDL designs to create Xilinx® specific netlist files called NGC files. The

NGC file is a netlist that contains both logical design data and constraints that takes the place of both EDIF and NCF files.






# Xilinx Synthesis Technology (XST)

### > XST in Project Navigator:

Before you synthesize your design, you can set a variety of options for XST. The following are the


instructions to set the options and run XST from Project Navigator.

1. Select your top-level design in the Source window.






- 2. To set the options, right-click Synthesize XST in the Process window.
- 3. Select Properties to display the Process Properties dialog box.



4. When synthesis is complete, view the results by double-clicking View Synthesis Report. Following is a portion of a sample report.





### HDL Coding Techniques for XST:

Designs are usually made up of combinatorial logic and macros (for example, flip-flops, adders, subtractors, counters, FSMs, RAMs). The macros greatly improve performance of the synthesized designs. Therefore, it is important to use some coding techniques to model the macros so that they are optimally processed by XST.

NOTE: For detail please see the XST User Guide



### HDL Coding Techniques for XST:

During its run, XST first tries to recognize (infer) as many macros as possible. Then all of these macros are passed to the Low Level Optimization step, either preserved as separate blocks or merged with surrounded logic in order to get better optimization results. This filtering depends on the type and size of a macro (for example, by default, 2-to-1 multiplexers are not preserved by the optimization engine). You have full control of the processing of inferred macros through synthesis constraints.



### Language Support Tables

# The following tables indicate which Verilog constructs are supported in XST.

Table Da	ta Types		
		wire	Supported
		tri	Supported
	net type	supply0, supply1	Supported
Nets		wand, wor, triand, trior	Supported
		tri0, tri1, trireg	Unsupported
	drive strength		Ignored
	reg		Supported
_	integer	1	Supported
Registers	real	1	Unsupported
	realtime		Unsupported
	net		Supported
Vectors	reg	1	Supported
	vectored	1	Supported
	scalared	1	Supported
<del>.</del> A	I	I	1

Table Constants	
Integer Constants	Supported
Real Constants	Supported
Strings Constants	Unsupported

Multi- Dimensional Arrays (<= 3 dimensions)	•	Supported
Parameters		Supported
Named Events		Unsupported

#### Table Continuous Assignments

Drive Strength	Ignored
Delay	Ignored

(fpgacourse@yahoo.com)

### Language Support Tables

Table 7-6: Procedural Assignments

Blocking Assignments		Supported
Non-Blocking Assignments		Supported
	assign deassign	Supported with limitations See
Continuous Procedural		"Assign and Deassign Statements"
Assignments	force	Unsupported
	release	Unsupported
if Statement	if, if else	Supported
case Statement	case, casex, casez	Supported

forever Statement		Unsupported	
repeat Statement		Supported (repeat value must be constant)	
while Statement		Supported	
for Statement		Supported (bounds must be static)	
fork/join Statement		Unsupported	
	delay (#)	Ignored	
	event (@)	Unsupported	
Timing Control on Procedural Assignments	wait	Unsupported	
	named events	Unsupported	
Sequential Blocks		Supported	
Parallel Blocks		Unsupported	
Specify Blocks		Ignored	



### Language Support Tables

Table 7-6: Procedural Assignments

initial Statement	Supported
always Statement	Supported
task	Supported (Recursion Unsupported)
functions	Supported (Recursion Unsupported)
disable Statement	Unsupported

Table 7-7: System Tasks and Functions

System Tasks	Ignored
System Functions	Unsupported

Table 7-8: Design Hierarchy

Module definition	Supported
Macromodule definition	Unsupported
Hierarchical names	Unsupported
defparam	Supported
Array of instances	Supported

Table 7-9: Compiler Directives

'celldefine 'endcelldefine	Ignored
'default_nettype	Supported
'define	Supported
'undef, 'indef, 'elsif,	Supported
'ifdef 'else 'endif	Supported
`include	Supported
`resetall	Ignored
`timescale	Ignored
'unconnected_drive 'nounconnected_drive	Ignored



## Language Support Tables

Table 7-10: Primitives

	and nand nor or xnor xor	Supported
	buf not	Supported
Gate Level	bufif0 bufif1 notif0 notif1	Supported
Primitives	pulldown pullup	Unsupported
	drive strength	Ignored
	delay	Ignored
	array of primitives	Supported
Switch Level	cmos nmos pmos remos rnmos rpmos	Unsupported
Primitives	rtran rtranif0 rtranif1 tran tranif0 tranif1	Unsupported
User Defined Primitives		Unsupported



### Verilog Reserved Keywords

Table 7-11: Verilog Reserved Keywords.

always	end	ifnone	not	rnmos	tri
and	endcase	incdir*	notif0	rpmos	tri0
assign	endconfig*	include*	notif1	rtran	tri1
automatic	endfunction	initial	or	rtranif0	triand
begin	endgenerate	inout	output	rtranif1	trior
buf	endmodule	input	parameter	scalared	trireg
bufif0	endprimitive	instance*	pmos	show- cancelled*	use*
bufif1	endspecify	integer	posedge	signed	vectored
case	endtable	join	primitive	small	wait
casex	endtask	large	pull0	specify	wand
casez	event	liblist*	pull1	specparam	weak0
cell*	for	library*	pullup	strong0	weak1
cmos	force	localparam*	pulldown	strong1	while
config*	forever	macromodule	pulsestyle- _ondetect*	supply0	wire

deassign	fork	medium	pulsestyle- _onevent*	supply1	WOF
default	function	module	rcmos	table	xnor
defparam	generate	nand	real	task	хог
design*	genvar	negedge	realtime	time	
disable	highz0	nmos	reg	tran	
edge	highz1	nor	release	tranif0	
else	if	noshow- cancelled*	repeat	tranif1	

<sup>\*</sup> These keywords are reserved by Verilog, but not supported by XST.