


ECE 204 Design Project

8 Bit ALU

Nolan Kessler (kesslnol@oregonstate.edu)
Maxwell Fabian (fabianma@oregonstate.edu)
John O'Connor (oconnoj5@oregonstate.edu)

June 7, 2026

Demonstration Video:
https://media.oregonstate.edu/media/t/1_ci3vfnca



Contents

1	8 Bit ALU Functional Description	3
1.1	ALU Operation	4
2	Design and Implementation	5
2.1	Operation Modules	5
2.1.1	A Pass	5
2.1.2	B Pass	7
2.1.3	Bitwise AND	8
2.1.4	Bitwise OR	8
2.1.5	Bitwise XOR	9
2.1.6	Addition	10
2.1.7	Subtraction	10
2.1.8	Multiplication	11
2.2	ALU Utility Modules	14
2.2.1	Opcode Decoder	14
2.2.2	Variable Width Register	14
2.2.3	Counter	15
2.3	ALU Implementation	16
3	Project Reflection	17
4	Design Verification	18
4.1	Operation Test Benches	18
4.1.1	A Pass	18
4.1.2	B Pass	19
4.1.3	Bitwise AND	20
4.1.4	Bitwise OR	21
4.1.5	Bitwise XOR	23
4.1.6	Addition	24
4.1.7	Subtraction	25
4.1.8	Multiplication	26
4.2	ALU Test Bench	29
4.3	Simulation Testing	32
5	Hardware Validation	34
5.1	Hardware Implementation HDL Listings	36
6	Reflection on Design Process	41

1 8 Bit ALU Functional Description

This 8 bit ALU accepts two 8 bit operands A and B, along with a 3 bit opcode (OP). The state of the ALU is controlled by an active high enable pin (EN), and can be reset using the active low reset pin (RST_N). As this ALU supports sequential operations which may take more than one clock cycle, the CLK input must be connected to a clock signal. The ALU provides one 8 bit result output (Y) an overflow flag (OVER) and a done flag (DONE). A table of the ALU's supported operations is given in table 1. A diagram of the inputs and outputs is shown in figure 1. A description of the function of each bus/pin is given in table 2.

Operation	Opcode	Clock Cycles	Overflow Condition	Description
A pass	0x0	1	N/A	Passes A to Y unmodified
B pass	0x1	1	N/A	Passes B to Y unmodified
Bitwise AND	0x2	1	N/A	Y is bitwise AND combination of operands A and B
Bitwise OR	0x3	1	N/A	Y is bitwise OR combination of operands A and B
Bitwise XOR	0x4	1	N/A	Y is bitwise XOR combination of operands A and B
Addition	0x5	1	$A + B > 255$	Y is the sum of operands A and B
Subtraction	0x6	1	$A + (\bar{B} + 1) > 255$	Y is the sum of A and the 2's complement inverse of B
Multiplication	0x7	9	$A * B > 255$	Y is the product of A and B

Table 1: Table of supported operations




Figure 1: ALU Inputs and Outputs

Bus / Pin	Width (Bits)	Function
Input		
A	8	First 8-Bit operand - input to mathematical or logical operation.
B	8	Second 8-Bit operand - input to mathematical or logical operation.
OP	3	Opcode - selects which operation to perform.
RST_N	1	Active low asynchronous reset - puts the ALU into initial ready state.
EN	1	Enable - starts ALU when high if in ready state. Must be high for ALU to output data.
Output		
Y	8	8 Bit result - output of the ALU operation
OVER	1	Overflow flag - high value generally indicates result cannot be represented in bits of Y. Exact meaning can vary between operations.
DONE	1	Is low while operation is in progress or ALU is ready, high when operation is completed.

Table 2: ALU IO Functional Descriptions

1.1 ALU Operation

Before beginning an operation the ALU must be reset by setting RST_N low, after reset occurs the ALU is considered to be in the "ready" state. EN must be low for all rising edges of CLK while the ALU is in the ready state. Once the inputs on A, B, and OP are stable, EN can be set high to begin ALU operation. The rising edge of EN must occur when CLK is low. EN must remain high until after the next falling edge of CLK. At this point the ALU enters the "running" state. From this point on the value of EN can be changed without effecting the ALU (or the result when the ALU is done). The ALU will always output all zeros when EN is low. When DONE goes high the ALU is in the "done" state. The operation is finished, and results can be read from Y, and OVER. A timing diagram of a normal ALU operation is shown in figure 2.




Figure 2: ALU Operation Timing Diagram

2 Design and Implementation

This ALU is designed to utilize modular operations, to allow the design to allow for easy testing during the design process, and potential rapid addition of new functions in the future. These modular operations are then linked together with integrated together with structures to allow for the selection of operations, forming the complete ALU.

2.1 Operation Modules

Each operation module accepts the inputs, and supplies the outputs shown in table 3. All outputs of the modules are routed through tri-state buffers - the outputs of an operation are floating unless its enable pin is high.

There are two primary types of operation modules utilized in this ALU, combinational logic operations, and sequential logic operations. For combinational logic operations, the CLK and RST_N inputs are not needed, and DONE is always high when the module is enabled. A diagram of such an operation module is shown in figure 3. Sequential logic operations utilize all inputs to perform operations that require more than one clock cycle. The only such operation in this ALU is multiplication. A diagram of this type of module is shown in 4.

The following sections will include a brief description of the implementation of each ALU operation, and a listing of its SystemVerilog code.

2.1.1 A Pass

A Passthrough passes the 8-bit operand A to the output Y without modification. In the case enable is low, all outputs float to Z.




Figure 3: Schematic of a Combinational Operation Module




Figure 4: Schematic of a Sequential Operation Module

Listing: a_pass.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Module for A passthrough
7  */
8
9  module A_pass(
10     input logic [7:0] A,
11     input logic enable,
12     output logic [7:0] Y,
13     output logic done,
14     output logic overflow
15
16 );

```

Bus / Pin	Width (Bits)	Function
Input		
A	8	First 8-Bit operand - input to operation.
B	8	Second 8-Bit operand - input to operation.
RST_N	1	Active low asynchronous reset - resets the module to initial ready state.
EN	1	Enable - enables the module. The module will only output data when this pin is high
Output		
Y	8	8 Bit result - output of the operation
OVER	1	Overflow flag - high value generally indicates result cannot be represented in bits of Y. Exact meaning can vary between operations.
DONE	1	Is low while operation is in progress or is ready, high when operation is completed.

Table 3: Operation Module IO Descriptions

```

17
18     assign Y = enable ? A : 8'bz; //Assigns Y when enable is high
19     assign done = enable ? 1'b1 : 1'bz; // Done is high when enable is high
20     assign overflow = enable ? 1'b0 : 1'bz; // No overflow occurs for passthrough
21
22
23
24 endmodule

```

2.1.2 B Pass

B Passthrough passes the 8-bit operand B to the output Y without modification. In the case enable is low, all outputs float to Z.

Listing: b_pass.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Module for B passthrough
7  */
8
9  module B_pass(
10     input logic [7:0] B,
11     input logic enable,

```

```

12     output logic [7:0] Y,
13     output logic done,
14     output logic overflow
15 );
16
17     assign Y = enable ? B : 8'bz; //Assigns Y when enable is high
18     assign done = enable ? 1'b1 : 1'bz; // Done is high when enable is high
19     assign overflow = enable ? 1'b0 : 1'bz; // No overflow occurs for passthrough
20
21
22 endmodule

```

2.1.3 Bitwise AND

Bitwise AND performs the logical AND operation on each corresponding bit of the operands A and B, setting the result of this to Y. A bit in Y is 1 if and only if the corresponding bits in A and B are both 1. When enable is low, all outputs float.

Listing: bw_and.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4  Sources: N/A
5
6  Module for running the Bitwise AND in the ALU
7  */
8  module Bitwise_AND(
9      input logic [7:0] A, B, //8-bit Operand inputs
10     input logic enable,      //Enable - sets output of operator to floating
11     output logic [7:0] Y,    //8-bit Output
12     output logic done,       //Done Flag
13     output logic overflow    //Overflow Flag
14 );
15
16     //Assigns Y to the output of Bitwise AND when enable is high
17     assign Y = enable ? (A & B) : 8'bz;
18
19     //Simple Functions like this one have simple done and overflow flags
20     assign done      = enable ? 1'b1      : 1'bz;
21     assign overflow  = enable ? 1'b0      : 1'bz;
22
23 endmodule

```

2.1.4 Bitwise OR

Bitwise OR performs the logical OR operation on each corresponding bit of the operands A and B, setting the result of this to Y. A bit in Y is 1 if either or both corresponding bits in A and B are 1. When enable is low, all outputs float.

Listing: bw_or.sv

```
1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4  Sources: N/A
5
6  Module for running the Bitwise OR in the ALU
7  */
8  module Bitwise_OR (
9      input logic [7:0] A, B, //8-bit Operand inputs
10     input logic enable,      //Enable - sets output of operator to floating
11     output logic [7:0] Y,     //8-bit Output
12     output logic done,        //Done Flag
13     output logic overflow     //Overflow Flag
14 );
15
16     //Assigns Y to the output of Bitwise OR when enable is high
17     assign Y = enable ? (A | B) : 8'bz;
18
19     //Simple Functions like this one have simple done and overflow flags
20     assign done = enable ? 1'b1:1'bz;
21     assign overflow = enable ? 1'b0:1'bz;
22
23 endmodule
```

2.1.5 Bitwise XOR

Bitwise XOR performs the logical XOR operation on each corresponding bit of the operands A and B, setting the result of this to Y. A bit in Y is 1 if either the of the corresponding bits in A or B is 1 but both. When enable is low, all outputs float.

Listing: bw_xor.sv

```
1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Module for Bitwise XOR.
7  */
8
9  module Bitwise_XOR (
10     input logic [7:0] A, B,
11     input logic enable,
12     output logic [7:0] Y,
13     output logic done,
14     output logic overflow
15 );
16
17
18     assign Y = enable ? (A ^ B) : 8'bz; // Assigns Y when enable is high, otherwise Y is
    ↪ floating
```

```

19     assign done = enable ? 1'b1 : 1'bz; // Done is high when enable is high
20     assign overflow = enable ? 1'b0 : 1'bz; // No overflow occurs with bitwise XOR
21
22 endmodule

```

2.1.6 Addition

Addition performs unsigned addition on two 8-bit operands A and B, setting the result of this to Y. In the case where the result of $A + B$ exceeds 255, overflow will be set to 1, representing the most significant bit. When enable is low, all outputs float.

Listing: addition.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4  Sources: N/A
5
6  Module for running the adder in the ALU
7  */
8  module Addition(
9      input logic [7:0] A, B, //8-bit operand inputs
10     input logic enable,      //Enable - sets output of operator to floating
11     output logic [7:0] Y,    //8-bit output
12     output logic overflow,   //Overflow Flag
13     output logic done        //Done Flag
14 );
15     //Assigns overflow as 9th bit to Y and takes adder when enable is high
16     assign {overflow, Y} = enable ? (A + B) : 9'bz;
17
18     //Done flag on enable high
19     assign done = enable ? 1'b1:1'bz;
20
21 endmodule

```

2.1.7 Subtraction

Subtraction performs unsigned subtraction on two 8-bit operands A and B, setting the result of this to Y. This implementation uses the two's complement of B and computes subtraction by adding A to the two's complement of B. When enable is low, all outputs float.

Listing: subtraction.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4  Sources: N/A
5
6  Module for running the Subtractor in the ALU

```

```

7  */
8  module Subtraction (
9      input logic [7:0] A, B, //8-bit Operand inputs
10     input logic enable,      //Enable - sets output of operator to floating
11     output logic [7:0] Y,     //8-bit Output
12     output logic done,        //Done Flag
13     output logic overflow     //Overflow Flag
14 );
15
16     //Assigns Y to the output of a subtractor when enable is high
17     assign Y = enable ? (A - B) : 8'bz;
18
19     //Simple Functions like this one have simple done and overflow flags
20     assign done = enable ? 1'b1:1'bz;
21     assign overflow = enable ? 1'b0:1'bz;
22
23 endmodule

```

2.1.8 Multiplication

Multiplication performs a binary sequential multiplication by running for 9 clock cycles for 8 cycles the value for A has a logical left shift applied and is added to the result register if the equivalent bit in B is high. This functions similarly to writing out long multiplication by hand. The schematic is shown in Figure 5. This can also be modeled as a state machine with 3 states, an initial state,




Figure 5: Schematic of the Multiplication Module

multiplication state, and an finished state. Where the initial state sets the registers to their reset state, sending to the multiplication state. The multiplication state shifts the multiplicand and adds it to the result when conditions are met, and re-enters the multiplication state until it has completed this state 8 times, exiting to the final state. The final state sets the done flag high and sets the output and overflow accordingly. This can be visualized in Figure 6.




Figure 6: State Machine Diagram for the Multiplication Module

Listing: mult.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4  Sources:
5      *https://en.wikipedia.org/wiki/Binary_multiplier#Single-cycle_multiplier
6
7      ↪ *https://stackoverflow.com/questions/63655634/8-bit-sequential-multiplier-using-add-and-shift
8  Sequential Multiplier, functions similarly to doing long multiplication by hand
9  */
10 module Mult_8bit (
11     input logic [7:0] A, B, //8-bit Operand inputs
12     input logic clock,      //clock to allow for sequential logic
13     input logic reset_n,    //Resets internal registers to base state
14     input logic enable,     //Enable - sets output of operator to floating
15     output logic [7:0] Y,   // 8-bit Output
16     output logic done,      //Done Flag
17     output logic overflow   //Overflow Flag
18 );
19
20 //Registers for helping track the current sequence in the multiplication
21 logic [15:0] result;
22 logic [15:0] multiplicand;
23 logic [3:0] i;
24
25 //Wire for the highest 8 bits of result, to help deconstruct overflow
26 logic [7:0] cout;
27
28 //Needs to trigger only when enable is on or when resetting
29 always @(posedge (clock && enable) or negedge reset_n or negedge(enable)) begin
30     //Resets all the registers and the done flag to initial states
31     if(~reset_n) begin
32         result      <= 0;
33         multiplicand <= A;
34         i           <= 0;
35
36         //Functions as equivalent to enable to them to function reasonably
37         // asynchronous
  
```

```

38         Y           <= 8'bz;
39         done        <= 1'bz;
40         overflow    <= 1'bz;
41     end
42     //Sets the outputs to floating when the enable is off
43     else if(~enable)begin
44         Y           <= 8'bz;
45         done        <= 1'bz;
46         overflow    <= 1'bz;
47     end else begin
48         //For loop created using a counter and comparitor
49         //Functionally same as:
50         // for(int i = 0; i < 8; i++)
51         // counts from 0 to 7 inclusively
52         if(i < 8) begin
53             //Performed on every iteration so the current
54             // sequence in multiplication is correct
55             multiplicand <= multiplicand << 1; //Logical Left Shift
56                                                     //I.E. multiplied by 2
57
58             //Reads each bit of B and increases the result by the
59             // current left shifted multiplicand
60             if(B[i] == 1) begin
61                 result <= result + multiplicand;
62             end
63             //Iterand counting by one to complete for loop functionality
64             i <= i + 1;
65
66             //Once the loop has finished the result can be thrown to
67             // the outputs, and the done flag can be raised so the ALU
68             // knows the operation has concluded.
69         end else begin
70             {cout, Y} = result;
71             //Since the output of a multiplier is 2x number of
72             // input bits and our output is staying at 8 bits
73             // the overflow flag needs to be raised whenever
74             // the result exceeds 8 bits
75
76             if(cout > 0) begin
77                 overflow <= 1;
78             end else begin
79                 overflow <= 0;
80             end
81
82             //Raising the done flag should always be the last
83             // thing it does
84             done <= 1'b1;
85         end
86     end
87 end
88
89 endmodule
90
91

```

2.2 ALU Utility Modules

Three SystemVerilog modules were developed to be used within ALU operations or the ALU itself. These include a variable width asynchronously resettable register with enable, a 3 bit multiplexer with enable, and a variable width counter. The Implementation details and SystemVerilog listings for these modules are provided in the subsequent sections.

2.2.1 Opcode Decoder

The decoder takes a 3-bit opcode input and converts it to an 8-bit, one-hot signal used to enable a given operation module. When enable is low, all outputs are set to 0.

Listing: multiplexer_3_en.sv

```
1  /*
2  Project: 8-Bit ALU
3  Author: Nolan Kessler
4
5  Implements a three bit multiplexer with enable
6  */
7
8  module Decoder (
9      input logic [2 : 0] in,
10     input logic enable, //Output of multiplexer is 0 unless enable is high.
11     output logic [7 : 0] out
12 );
13     always_comb begin
14         if (enable) begin
15             case (in)
16                 3'b000: out = 8'b0000_0001;
17                 3'b001: out = 8'b0000_0010;
18                 3'b010: out = 8'b0000_0100;
19                 3'b011: out = 8'b0000_1000;
20                 3'b100: out = 8'b0001_0000;
21                 3'b101: out = 8'b0010_0000;
22                 3'b110: out = 8'b0100_0000;
23                 3'b111: out = 8'b1000_0000;
24             endcase
25         end
26         else begin
27             out = 4'b0;
28         end
29     end
30 endmodule
```

2.2.2 Variable Width Register

The variable width register is a configurable register, with a default width of 1, used to store the value of the in signal. If enable is high, the input "in" is copied to the output on the rising clock edge. Then, when enable is low, the register holds the value of out. If reset goes low, the output is immediately set to 0.

Listing: decoder.sv

```
1  /*
2  Project: 8-Bit ALU
3  Author: Nolan Kessler
4  Sources: Based on my register implementation from Lab 5
5
6  Implements a parameterized width register with enable and active low reset.
7  */
8
9  module Register_en_rstn #(parameter WIDTH = 1) (
10     input logic clk,
11     input logic enable, //Enable - copy in to out on rising edge of clk only when high
12     input logic rst_n, //Active low reset - set out to zero on falling edge
13     input logic [WIDTH - 1 : 0] in,
14     output logic [WIDTH - 1 : 0] out
15 );
16
17     always_ff @(posedge clk, negedge rst_n) begin
18
19         if (rst_n == 0) begin
20             out <= 0;
21         end
22
23         else begin
24             if (enable != 0) begin
25                 out <= in;
26             end
27         end
28
29     end
30
31 endmodule
```

2.2.3 Counter

The counter is an N width counting module with a default width of 4 bits. On the rising clock edge, the counter increments itself by the value of addBy. If reset is high, the counter resets the count to 0.

Listing: counter.sv

```
1  /*
2  Project: 8 Bit ALU
3  Author: Nolan Kessler
4  Sources: Based on my counter implementation from lab 5
5
6  A configurable counter
7  */
8
9  module Counter
10     #(
```

```

11 parameter IN_WIDTH = 4,
12 parameter OUT_WIDTH = 4
13 )
14 (
15     input logic clock,
16     input logic reset_n,
17     input logic enable,
18     input logic [IN_WIDTH-1:0] addBy,
19     output logic [OUT_WIDTH-1:0] count
20 );
21
22 logic [OUT_WIDTH-1:0] count_next;
23
24 always_comb begin
25     count_next = count + (addBy & {IN_WIDTH{enable}});
26 end
27
28 Register_en_rstn #(OUT_WIDTH) register(
29     .clk(clock),
30     .rst_n(reset_n),
31     .in(count_next),
32     .out(count),
33     .enable(1'b1)
34 );
35
36 endmodule

```

2.3 ALU Implementation

A schematic diagram of the full ALU is shown in figure 7. Four registers are used to ensure that the inputs to the ALU remain consistent throughout the entire operation. R_a , R_b , and R_{op} will store the inputs to the ALU on the first rising clock edge that occurs while EN is high. The output of the locking register R_{lk} becomes high on the next clock falling edge, disabling further updates to A, B, and OP, and enabling the decoder, which will select the requested function. At this point the value of EN can be changed without impacting the ALU operation.




Figure 7: Schematic of Full ALU

3 Project Reflection

Implementing the project overall went well. Implementing each individual combinational module and getting them working in the larger ALU module was quick and relatively simple. However we ran into some complications when attempting to implement a more complicated sequential module. This was the multiplication module. Since it required multiple clock cycles to perform, the module needed to have proper timing and a comparator to track the current clock cycle the system is on and run the system accordingly. We ran into a few issues with the done and overflow registers being out of sync causing the module to fail to properly output the overflow flag. These smaller difficulties were more time consuming than difficult as they were small errors that required

looking over the HDL script and RTL Viewer to identify where the timing issues would occur.

4 Design Verification

Design verification is done using SystemVerilog test benches. Each operation module has its own test bench to test expected values compared to simulated. The ALU itself has its own test bench which ensures the ALU design and utility modules function as expected.

4.1 Operation Test Benches

Each operation module has a test bench. All test benches with the exception of the multiplication test bench test all possible combinations of operands as well as testing the case where the enable signal is low.

4.1.1 A Pass

Listing: a_pass.tb.sv

```
1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Testbench file for the A passthrough module (A_pass.sv).
7  */
8
9  module A_pass_tb;
10     // Inputs
11     logic [7:0] A;
12     logic enable;
13     // Outputs
14     logic [7:0] Y;
15     logic done;
16     logic overflow;
17
18     A_pass dut(
19         .A(A),
20         .enable(enable),
21         .Y(Y),
22         .done(done),
23         .overflow(overflow)
24     );
25
26     initial begin
27
28         // Test case where enable is low
29         enable = 0;
30
31         A = 8'b0;
32         #10;
33         // Y, done, and overflow should all be floating
34         if (Y !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
```

```

35         $display("Test Failed enable low case");
36         $stop;
37     end
38
39     // Test cases where enable is high
40     enable = 1;
41
42     // Test all possible values for A
43     // Expected: Y = A for every test
44     for (int i=0; i<256; i++) begin
45         A = i;
46         #10;
47         if (Y !== A || done !== 1'b1 || overflow !== 1'b0) begin
48             $display("Test Failed for A = %0d", i);
49             $stop;
50         end
51     end
52
53     $display("All Tests Passed");
54
55 end
56
57 endmodule

```

4.1.2 B Pass

Listing: b_pass.tb.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Testbench file for the B passthrough module (b_pass.sv).
7  */
8
9  module B_pass_tb;
10     // Inputs
11     logic [7:0] B;
12     logic enable;
13     // Outputs
14     logic [7:0] Y;
15     logic done;
16     logic overflow;
17
18     B_pass dut(
19         .B(B),
20         .enable(enable),
21         .Y(Y),
22         .done(done),
23         .overflow(overflow)
24     );
25

```

```

26     initial begin
27
28         // Test case where enable is low
29         enable = 0;
30
31         B = 8'b0;
32         #10;
33         // Y, done, and overflow should all be floating
34         if (Y !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
35             $display("Test Failed enable low case");
36             $stop;
37         end
38
39         // Test cases where enable is high
40         enable = 1;
41
42         // Test every possible value for B
43         // Expected: Y = B for each value
44         for (int i=0; i<256; i++) begin
45             B = i;
46             #10;
47             // Check Y is correct, done is high, overflow is low
48             if (Y !== B || done !== 1'b1 || overflow !== 1'b0) begin
49                 $display("Test Failed for B = %0d", i);
50                 $stop;
51             end
52         end
53
54         $display("All Tests Passed");
55
56     end
57
58 endmodule

```

4.1.3 Bitwise AND

Listing: and.tb.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Testbench file for the And module (bw_and.sv).
7  */
8
9  module And_tb;
10     // Inputs
11     logic [7:0] A, B;
12     logic enable;
13     // Outputs
14     logic [7:0] Y;
15     logic done;

```

```

16     logic overflow;
17
18     Bitwise_AND dut(
19         .A(A),
20         .B(B),
21         .enable(enable),
22         .Y(Y),
23         .done(done),
24         .overflow(overflow)
25     );
26
27     initial begin
28
29         // Test case where enable is low
30         enable = 0;
31         A = 8'b0;
32         B = 8'b1;
33         #10;
34         // Y, done, and overflow should all be floating
35         if (Y !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
36             $display("Test Failed enable low case");
37             $stop;
38         end
39
40         // Test cases where enable is high
41         enable = 1;
42
43         // Test all possible values for A and B
44         for(int i=0; i<256; i++) begin
45             for (int j=0; j<256; j++) begin
46                 A = i;
47                 B = j;
48                 #10;
49                 // Check Y is correct, done is high, and overflow is low
50                 if (Y!==(A&B) || done !== 1'b1 || overflow !== 1'b0) begin
51                     $display("Test Failed");
52                     $stop;
53                 end
54             end
55         end
56
57         $display("All Tests Passed");
58     end
59
60 endmodule

```

4.1.4 Bitwise OR

Listing: bw_or.tb.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian

```

```

4 Sources: N/A
5
6 Testbench file for the OR module (bw_or.sv).
7 */
8
9 module Or_tb();
10
11     //Module Inputs
12     logic [7:0] A_input, B_input;
13     logic enable;
14
15     //Module Outputs
16     logic [7:0] Y_test;
17     logic done, overflow;
18
19     //Module Call
20     Bitwise_OR dut(
21         .A(A_input), .B(B_input),
22         .enable(enable),
23         .Y(Y_test),
24         .overflow(overflow), .done(done)
25     );
26
27     initial begin
28
29         // Test case where enable is low
30         enable = 0;
31         A_input = 8'b0;
32         B_input = 8'b1;
33         #10;
34         // Y, done, and overflow should all be floating
35         if (Y_test !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
36             $display("Test Failed enable low case");
37             $stop;
38         end
39
40         // Test cases where enable is high
41         enable = 1;
42
43         // Test all possible values for A and B
44         for(int A = 0; A < 256; A++) begin
45             for(int B = 0; B < 256; B++) begin
46                 A_input = A; B_input = B;
47                 #10;
48                 // Check Y is correct, done is high, and overflow is low
49                 if (Y_test !== (A_input | B_input) || done !== 1'b1 || overflow !== 1'b0)
50                     ↪ begin
51                         $display("Failed at %dA | %dB; Y=%d", A, B, Y_test);
52                         $stop;
53                     end
54             end
55         end
56
57         $display("All Tests Passed");
58     end

```

4.1.5 Bitwise XOR

Listing: `bw_xor.tb.sv`

```

1  /*
2  Project: 8-Bit ALU
3  Author: John O'Connor
4  Sources: N/A
5
6  Testbench file for the Bitwise XOR (bw_xor.sv).
7  */
8
9  module Xor_tb;
10     // Inputs
11     logic [7:0] A, B;
12     logic enable;
13     // Outputs
14     logic [7:0] Y;
15     logic done;
16     logic overflow;
17
18     Bitwise_XOR dut(
19         .A(A),
20         .B(B),
21         .enable(enable),
22         .Y(Y),
23         .done(done),
24         .overflow(overflow)
25     );
26
27     initial begin
28
29         // Test case where enable is low
30         enable = 0;
31
32         A = 8'b0;
33         B = 8'b1;
34         #10;
35         // Y, done, and overflow should all be floating
36         if (Y !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
37             $display("Test Failed enable low case");
38             $stop;
39         end
40
41         // Test cases where enable is high
42         enable = 1;
43
44         // Test every possible combination of A and B
45         for(int i=0; i<256; i++) begin
46             for (int j=0; j<256; j++) begin
47                 A = i;

```

```

48         B = j;
49         #10;
50         // Check Y is correct, done is high, and overflow is low
51         if (Y!= (A^B) || done != 1'b1 || overflow != 1'b0) begin
52             $display("Test Failed");
53             $stop;
54         end
55     end
56 end
57
58     $display("All Tests Passed");
59 end
60
61 endmodule

```

4.1.6 Addition

Listing: addition.tb.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4
5  Addition Testbench, tests all possible outputs of adding two 8-bit busses
6  */
7  module AdditionTestbench();
8
9      //Module Inputs
10     logic [7:0] A_input, B_input;
11     logic enable;
12
13     //Module Outputs
14     logic [7:0] Y_test;
15     logic done, overflow;
16
17     //Expected Outputs
18     logic [7:0] Y_exp;
19     logic overflow_exp;
20
21     Addition dut(
22         .A(A_input), .B(B_input),
23         .enable(enable),
24         .Y(Y_test),
25         .overflow(overflow), .done(done)
26     );
27
28     initial begin
29
30         // Test case where enable is low
31         enable = 0;
32         A_input = 8'b0;
33         B_input = 8'b1;
34         #10;

```



```

35 // Y, done, and overflow should all be floating
36 if (Y_test !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
37     $display("Test Failed enable low case");
38     $stop;
39 end
40
41 // Test cases where enable is high
42 enable = 1;
43
44 // Test all possible values for A and B
45 for(int A = 0; A < 256; A++) begin
46     for(int B = 0; B < 256; B++) begin
47         A_input = A; B_input = B;
48         {overflow_exp, Y_exp} = A + B;
49         #10;
50         // Check Y is correct, done is high, and overflow is correct
51         if (Y_test !== Y_exp || done !== 1'b1 || overflow !== overflow_exp) begin
52             $display("Failed at %dA + %dB; Y=%d and Y_exp=%d and overflow=%d and
53                 ↪ overflow_exp=%d",
54                 A, B, Y_test, Y_exp, overflow, overflow_exp);
55             $stop;
56         end
57     end
58 end
59 $display("All Tests Passed");
60 end
61
62 endmodule

```

4.1.7 Subtraction

Listing: subtraction.tb.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4
5  Subtraction Testbench, tests all possible outputs of subtracting two 8-bit busses
6  */
7  module SubtractionTestbench();
8
9  //Module Inputs
10 logic [7:0] A_input, B_input;
11 logic enable;
12
13 //Module Outputs
14 logic [7:0] Y_test;
15 logic done, overflow;
16
17 //Expected Outputs
18 logic [7:0] Y_exp;
19

```

```

20 //Module Call
21 Subtraction dut(
22     .A(A_input), .B(B_input),
23     .enable(enable),
24     .Y(Y_test),
25     .overflow(overflow), .done(done)
26 );
27
28 initial begin
29
30     // Test case where enable is low
31     enable = 0;
32     A_input = 8'b0;
33     B_input = 8'b1;
34     #10;
35     // Y, done, and overflow should all be floating
36     if (Y_test !== 8'bz || done !== 1'bz || overflow !== 1'bz) begin
37         $display("Test Failed enable low case");
38         $stop;
39     end
40
41     // Test cases where enable is high
42     enable = 1;
43
44     // Test all possible values for A and B
45     for(int A = 0; A < 256; A++) begin
46         for(int B = 0; B < 256; B++) begin
47             A_input = A; B_input = B;
48             Y_exp = A - B;
49             #10;
50             // Check Y is correct, done is high, overflow is always 0 for subtraction
51             if (Y_test !== Y_exp || done !== 1'b1 || overflow !== 1'b0) begin
52                 $display("Failed at %dA - %dB; Y=%d and Y_exp=%d",
53                     A, B, Y_test, Y_exp);
54                 $stop;
55             end
56         end
57     end
58
59     $display("All Tests Passed");
60 end
61
62 endmodule

```

4.1.8 Multiplication

Listing: mult.tb.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4  Sources:
5      *https://en.wikipedia.org/wiki/Binary\_multiplier#Single-cycle\_multiplier

```

```

6      ↪ *https://stackoverflow.com/questions/63655634/8-bit-sequential-multiplier-using-add-and-shift
7
8 Sequential Multiplier Test Bench. Tests one special case, and all possible outputs in
9 ↪ multiplying 2 6-bit busses
10 */
11 module Mult_8bitTestbench();
12 //Module Inputs
13 logic [7:0] A_input, B_input;
14 logic enable, clock, reset_n;
15
16 //Module Outputs
17 logic [7:0] Y_test;
18 logic cout_test, Done_test;
19
20 //Expected Outputs
21 logic [7:0] Y_exp;
22 logic cout_exp, Done_exp;
23
24 //Additional Logic to Help account for overflow
25 logic [7:0] overflow_catch;
26
27 //Module Call
28 Mult_8bit dut(
29     .A(A_input), .B(B_input),
30     .enable(enable), .clock(clock), .reset_n(reset_n),
31     .Y(Y_test),
32     .overflow(cout_test), .done(Done_test)
33 );
34
35 task reset();
36 /*
37 * Reset Task:
38 * Runs the reset pin at active low
39 * Should reset all registers to 0 and set done flag to 0
40 * And sets outputs to floating
41 */
42 reset_n = 1'b0;
43 #10;
44 reset_n = 1'b1;
45 endtask
46
47 task multiply();
48 /*
49 * Multiply Task:
50 * Since the multiplier Module runs on a number of clock cycles
51 * The test case needs to be predictable for proper comparison
52 *
53 * Therefore the multiply function runs the clock until the Done flag is
54 * raised. Allowing thee multiplier enough time to complete the
55 * multiplication.
56 */
57 while (Done_test !== 1'b1) begin
58     clock = 1'b1;
59

```

```

60     #1;
61     clock = 1'b0;
62     #1;
63     end
64 endtask
65
66 task validate();
67 /*
68  * Validate Task:
69  * Iterates through a limited set of values for A and B
70  * and compares the calculated values of multiplication
71  * to the implimented addition module
72  *
73  * Since the output is limited to 8-bits the multiplier
74  * technically only works for two 4-bit inputs,
75  * and the each test takes 9 clock cycles
76  * so the test is limited to a 6-bit maximum
77 */
78
79 int A2; //Declare variables for use in later test case
80 int B2;
81
82 for(int A = 0; A < 64; A++) begin
83     //If enable is off we should see a floating output
84     if(enable == 0) begin
85         //Running multiply here causes the module to run forever
86         // Which proves that it works correctly
87         // However this is also why it is commented out.
88
89         //multiply();
90         $display("Function not yet enabled %dY_test %dcout_test",
91             Y_test, cout_test);
92         break;
93     end
94     for(int B = 0; B < 64; B++) begin
95         //Assigns the module bus inputs to current values
96         A_input = A; B_input = B;
97         //Calculates expected values and outputs them to expected
98         {overflow_catch, Y_exp} = A * B;
99         //Overflow Catch exists because of the output size limitation
100        // always overflows when the output is bigger than the output
101        // instead of only when the 9th bit is 1 like for other TBs
102        if(overflow_catch > 0) begin cout_exp = 1; end
103
104        multiply(); //Run the multiply task to give enough clock cycles
105        #5;        //Pause to let module process
106
107        //Checks all expected to tested from module, shows where it fails
108        if(cout_exp != cout_test && Y_exp != Y_test && Done_test != Done_exp) begin
109            $display("Failed at %dA * %dB; Y=%d and Y_exp=%d and cout=%d and cout_exp=%d",
110                A, B, Y_test, Y_exp, cout_test, cout_exp);
111            //Does not stop at fail to identify the pattern of failure
112            // from test results
113        end
114        reset();
115    end
end

```

```

116 end
117 if(enable == 1) begin
118     //This is a special case test for when the value should be
119     // massively large but will appear much smaller due to the limitation
120     // of the output.
121     //
122     //Same as the looped cases above
123     A2 = 255;
124     B2 = 128;
125     A_input = A2;
126     B_input = B2;
127     {cout_exp, Y_exp} = A2 * B2;
128
129     multiply();
130     #5;
131
132     if(cout_exp != cout_test && Y_exp != Y_test && Done_test != Done_exp) begin
133         $display("Failed at %dA * %dB; Y=%d and Y_exp=%d and cout=%d and cout_exp=%d",
134             A2, B2, Y_test, Y_exp, cout_test, cout_exp);
135         //$stop;
136     end
137     reset();
138 end
139 endtask
140
141 initial begin
142     //Initialize Variables
143     enable = 1'b0; //First test enable at 0
144     A_input = 0;
145     B_input = 0;
146     Done_exp = 1; //Expected Done flag will always be 1
147
148     reset(); //Reset to begin, otherwise last ran test will be output
149     validate(); //Should display the not yet enabled message
150
151     enable = 1'b1; //Now test enable at 1
152
153     reset(); //Reset for same reason as before
154     validate(); //Should pass with no error
155
156     #100; //Take a breather
157     $stop;
158 end
159
160 endmodule
161
162
163
164

```

4.2 ALU Test Bench

The ALU test bench tests the ALU design as well as the functionality of the utility modules. It iterates through each operation by testing one opcode at a time, resetting between tests.

Listing: alu.tb.sv

```
1 module ALU_tb;
2     //inputs
3     logic      en;
4     logic      clk;
5     logic      rst_n;
6     logic [7 : 0] a, b;
7     logic [2 : 0] op;
8     //outputs
9     logic [7:0] y;
10    logic      overflow;
11    logic      done;
12
13    alu dut (
14        .en(en),
15        .clk(clk),
16        .rst_n(rst_n),
17        .a(a),
18        .b(b),
19        .op(op),
20        .y(y),
21        .overflow(overflow),
22        .done(done)
23    );
24
25    always #5 clk = ~clk;
26
27    // task to reset between operations
28    task reset();
29        en      = 0;
30        rst_n   = 0;
31        #10;
32        rst_n   = 1;
33    endtask
34
35    // executing task
36    task execute();
37        @(negedge clk);
38        en = 1;
39        #5;
40        @(posedge done);
41        #5;
42    endtask
43
44    initial begin
45        clk = 0;
46        a   = 0;
47        b   = 0;
48        op  = 0;
49        en  = 0;
50        reset();
51
52        // a_pass (0x0)
53        reset();
```

```

54     a = 8'hAA; b = 8'h55; op = 4'h0;
55     execute();
56     if (y !== 8'hAA || done !== 1'b1 || overflow !== 1'b0) begin
57         $display("FAILED: A_pass");
58         $stop;
59     end
60
61     // B_pass (0x1)
62     reset();
63     a = 8'hAA; b = 8'h55; op = 4'h1;
64     execute();
65     if (y !== 8'h55 || done !== 1'b1 || overflow !== 1'b0) begin
66         $display("FAILED: B_pass");
67         $stop;
68     end
69
70     // Bitwise AND (0x2)
71     reset();
72     a = 8'hAA; b = 8'h55; op = 4'h2;
73     execute();
74     if (y !== 8'h00 || done !== 1'b1 || overflow !== 1'b0) begin
75         $display("FAILED: Bitwise AND");
76         $stop;
77     end
78
79     // Bitwise OR (0x3)
80     reset();
81     a = 8'hAA; b = 8'h55; op = 4'h3;
82     execute();
83     if (y !== 8'hFF || done !== 1'b1 || overflow !== 1'b0) begin
84         $display("FAILED: Bitwise OR");
85         $stop;
86     end
87
88     // Bitwise XOR (0x4)
89     reset();
90     a = 8'hAA; b = 8'h55; op = 4'h4;
91     execute();
92     if (y !== 8'hFF || done !== 1'b1 || overflow !== 1'b0) begin
93         $display("FAILED: Bitwise XOR");
94         $stop;
95     end
96
97     // Addition (0x5)
98     reset();
99     a = 8'h01; b = 8'h02; op = 4'h5;
100    execute();
101    if (y !== 8'h03 || done !== 1'b1 || overflow !== 1'b0) begin
102        $display("FAILED: Addition");
103        $stop;
104    end
105
106    // Addition with overflow (0x5)
107    reset();
108    a = 8'hFF; b = 8'h01; op = 4'h5;
109    execute();

```

```

110     if (y !== 8'h00 || done !== 1'b1 || overflow !== 1'b1) begin
111         $display("FAILED: Addition overflow");
112         $stop;
113     end
114
115     // Subtraction (0x6)
116     reset();
117     a = 8'h05; b = 8'h03; op = 4'h6;
118     execute();
119     if (y !== 8'h02 || done !== 1'b1 || overflow !== 1'b0) begin
120         $display("FAILED: Subtraction");
121         $stop;
122     end
123
124     // Multiplication (0x7)
125     reset();
126     a = 8'h05; b = 8'h03; op = 4'h7;
127     execute();
128     if (y !== 8'h0F || done !== 1'b1 || overflow !== 1'b0) begin
129         $display("FAILED: Multiplication");
130         $stop;
131     end
132
133     $display("All Tests Passed!");
134     $stop;
135 end
136 endmodule

```

4.3 Simulation Testing

Simulation can be done using ModelSim. To accompany this, we can run a do file which runs all test benches.

Listing: ALUSim.do

```

1  # Project: 8-Bit ALU
2  # Author: John O'Connor
3  # Sources: None
4
5  # Do file for running all independent testbenches
6
7  #-nostdout
8  # Run module testbenches
9  vsim -quiet A_pass_tb -do "run -all"
10 vsim -quiet B_pass_tb -do "run -all"
11 vsim -quiet And_tb -do "run -all"
12 vsim -quiet Or_tb -do "run -all"
13 vsim -quiet Xor_tb -do "run -all"
14 vsim -quiet AdditionTestbench -do "run -all"
15 vsim -quiet SubtractionTestbench -do "run -all"
16 vsim -quiet Mult_8bitTestbench -do "run -all"
17

```



```
18 # ALU testbench
19 vsim ALU_tb
20 add wave *
21 run -all
```

Do File Output

```
# End time: 18:45:52 on Jun 07,2026, Elapsed time: 0:23:45
# Errors: 6, Warnings: 2
# vsim -quiet A_pass_tb -do "run -all"
# Start time: 18:45:52 on Jun 07,2026
# run -all
# All Tests Passed
# Errors: 3, Warnings: 1
# vsim -quiet B_pass_tb -do "run -all"
# Start time: 18:45:55 on Jun 07,2026
# run -all
# All Tests Passed
# End time: 18:45:59 on Jun 07,2026, Elapsed time: 0:00:04
# Errors: 3, Warnings: 1
# vsim -quiet And_tb -do "run -all"
# Start time: 18:45:59 on Jun 07,2026
# run -all
# All Tests Passed
# End time: 18:46:02 on Jun 07,2026, Elapsed time: 0:00:03
# Errors: 3, Warnings: 1
# vsim -quiet Or_tb -do "run -all"
# Start time: 18:46:02 on Jun 07,2026
# run -all
# All Tests Passed
# End time: 18:46:06 on Jun 07,2026, Elapsed time: 0:00:04
# Errors: 3, Warnings: 1
# vsim -quiet Xor_tb -do "run -all"
# Start time: 18:46:06 on Jun 07,2026
# run -all
# All Tests Passed
# End time: 18:46:10 on Jun 07,2026, Elapsed time: 0:00:04
# Errors: 3, Warnings: 1
# vsim -quiet AdditionTestbench -do "run -all"
# Start time: 18:46:10 on Jun 07,2026
# run -all
# All Tests Passed
# Errors: 3, Warnings: 1
# vsim -quiet SubtractionTestbench -do "run -all"
# Start time: 18:46:14 on Jun 07,2026
# run -all
# All Tests Passed
# End time: 18:46:17 on Jun 07,2026, Elapsed time: 0:00:03
# Errors: 3, Warnings: 1
# vsim -quiet Mult_8bitTestbench -do "run -all"
# Start time: 18:46:17 on Jun 07,2026
# run -all
# Function not yet enabled      zY_test zcout_test
```

```

# ** Note: $stop      : C:/Users/jacko/ece204/Project-ALU/ALU_SystemVerilog/
#                   functions/testbenches/mult.tb.sv(150)
#   Time: 135321 ps  Iteration: 0  Instance: /Mult_8bitTestbench
# Break in Module Mult_8bitTestbench at C:/Users/jacko/ece204/Project-ALU/
#   ALU_SystemVerilog/functions/testbenches/mult.tb.sv line 150
# End time: 18:46:21 on Jun 07,2026, Elapsed time: 0:00:04
# Errors: 3, Warnings: 1
# vsim ALU_tb
# Start time: 18:46:21 on Jun 07,2026
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.alu
# Loading work.Register_en_rstn
# Loading work.Decoder
# Loading work.A_pass
# Loading work.B_pass
# Loading work.Bitwise_AND
# Loading work.Bitwise_OR
# Loading work.Bitwise_XOR
# Loading work.Addition
# Loading work.Subtraction
# Loading work.Mult_8bit
# All Tests Passed!
# ** Note: $stop      : C:/Users/jacko/ece204/Project-ALU/ALU_SystemVerilog/alu.
#                   tb.sv(134)
#   Time: 360 ps  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at C:/Users/jacko/ece204/Project-ALU/ALU_SystemVerilog
#   /alu.tb.sv line 134

```

ALU Test Bench Waveform

We can analyze the ALU test bench's waveform using the waveform




Figure 8: Waveform Generated by ALU Test Bench

5 Hardware Validation

Hardware validation requires a couple additional modules for the ALU to work effectively on the FPGA. To achieve two 8-bit inputs, we need to be able to input operand A, then have a register

hold that value while we input operand B, then a register to hold B while we input the opcode. This is achieved using a four state FSM, where the state is used to control a four-bit bus demultiplexer. When the final user input state is finished, the ALU is enabled and the state counter is disabled on the next clock falling edge. The display output is switched from the switch input (Num) to the alu output Y, using a one bit bus multiplexer. The FSM will remain in this state until the system is reset. A schematic and state transition diagram are shown in figures ??(ALU Hardware Implementation Schematic) and ?? respectively. Listings of the SystemVerilog implementations of this system and its components are included in the next section.




Figure 9: ALU Hardware Implementation Schematic




Figure 10: ALU Hardware Implementation State Machine

5.1 Hardware Implementation HDL Listings

Listing: alu_test.sv

```
1  /*
2  Project: 8-Bit ALU
3  Author: Nolan Kessler
4
5  Implements interactive testing of ALU on hardware
6  */
7
8  module alu_test(
9      input logic key_n,
10     input logic rst_n,
11     input logic clk,
12     input logic [7:0] switches,
13     output logic [2:0] step_leds,
14     output logic done_led,
15     output logic overflow_led,
16     output logic [6:0] seven_seg0,
17     output logic [6:0] seven_seg1
18 );
19
20     logic key;
21     logic [1:0] state;
22     logic last_step;
23     logic running;
24     logic [8:0] reg_a_bus;
25     logic [8:0] reg_b_bus;
26     logic [8:0] reg_op_bus;
27     logic [7:0] alu_a;
28     logic [7:0] alu_b;
29     logic [7:0] alu_op_wide;
30     logic [2:0] alu_op;
31     logic [7:0] alu_y;
32     logic [3:0] digit0;
33     logic [3:0] digit1;
34
35     assign key = ~key_n; //Inverted version of button for use with active high modules
36     assign last_step = state == 3; //Comparator to track when state machine is on last step,
37     ↪ and ALU is running
38     assign alu_op = alu_op_wide[2:0];
39     assign step_leds[0] = reg_a_bus[8]; //Leds to indicate which step system is on
40     assign step_leds[1] = reg_b_bus[8];
41     assign step_leds[2] = reg_op_bus[8];
42
43     Counter #(1, 2) state_counter (
44         .clock(key),
45         .reset_n(rst_n),
46         .enable(~last_step),
47         .addBy(1'b1),
48         .count(state)
49     );
50
51     Register_en_rstn #(8) reg_a (
```

```

51     .clk(clk),
52     .enable(reg_a_bus[8]),
53     .rst_n(rst_n),
54     .in(reg_a_bus[7:0]),
55     .out(alu_a)
56 );
57
58 Register_en_rstn #(8) reg_b (
59     .clk(clk),
60     .enable(reg_b_bus[8]),
61     .rst_n(rst_n),
62     .in(reg_b_bus[7:0]),
63     .out(alu_b)
64 );
65
66 Register_en_rstn #(8) reg_op (
67     .clk(clk),
68     .enable(reg_op_bus[8]),
69     .rst_n(rst_n),
70     .in(reg_op_bus[7:0]),
71     .out(alu_op_wide)
72 );
73
74 Register_en_rstn #(1) reg_start (
75     .clk(~clk),
76     .enable(last_step),
77     .rst_n(rst_n),
78     .in(1'b1),
79     .out(running)
80 );
81
82 Bus_Demultiplexer_2 #(9) reg_selector (
83     .in({1'b1, switches}),
84     .sel(state),
85     .out0(reg_a_bus),
86     .out1(reg_b_bus),
87     .out2(reg_op_bus)
88 );
89
90 Bus_Multiplexer_1 #(8) disp_source_selector (
91     .in0(switches),
92     .in1(alu_y),
93     .sel(last_step),
94     .out({digit1, digit0})
95 );
96
97 SevenSegmentDecode disp0 (
98     .digit(digit0),
99     .segments(seven_seg0)
100 );
101
102 SevenSegmentDecode disp1 (
103     .digit(digit1),
104     .segments(seven_seg1)
105 );
106

```

```

107     alu ALU (
108         .en(running),
109         .clk(clk),
110         .rst_n(rst_n),
111         .a(alu_a),
112         .b(alu_b),
113         .op(alu_op),
114         .y(alu_y),
115         .overflow(overflow_led),
116         .done(done_led)
117     );
118
119
120
121 endmodule

```

Listing: bus_demultiplexer_2.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4
5  Bus 1:4 Reverse Multiplexer, Takes one N-bit Bus and selector passes said bus to specific
   ↳ output
6  */
7  module Bus_Demultiplexer_2 #(parameter BUS_WIDTH = 4) ( //Parameter to choose bus Width with N
   ↳ number of bits
8      input logic [BUS_WIDTH - 1 : 0] in,      //N-bit bus input
9      input logic [1:0] sel,                  //2-bit selector
10     output logic [BUS_WIDTH - 1 : 0] out0, //N-bit bus output
11     output logic [BUS_WIDTH - 1 : 0] out1, //N-bit bus output
12     output logic [BUS_WIDTH - 1 : 0] out2, //N-bit bus output
13     output logic [BUS_WIDTH - 1 : 0] out3  //N-bit bus output
14 );
15
16     //All outputs will pass 0 when not selected
17     assign out0 = sel[1] ? 0: (sel[0] ? 0 : in); //out0 passes in when selector is 00
18     assign out1 = sel[1] ? 0: (sel[0] ? in : 0); //out1 passes in when selector is 01
19     assign out2 = sel[1] ? (sel[0] ? 0 : in) : 0; //out2 passes in when selector is 10
20     assign out3 = sel[1] ? (sel[0] ? in : 0) : 0; //out3 passes in when selector is 11
21
22 endmodule

```

Listing: abus_multiplexer_1.sv

```

1  /*
2  Project: 8-Bit ALU
3  Author: Max Fabian
4
5  Bus 2:1 Multiplexer, 2 N-bit busses, with capability to select one of them.
6  */

```

```

7 module Bus_Multiplexer_1 #(parameter BUS_WIDTH) ( //Parameter for choosing Width of N number
  ↳ of bits
8     input logic [BUS_WIDTH - 1 : 0] in0, //N-bit bus input
9     input logic [BUS_WIDTH - 1 : 0] in1, //N-bit bus input
10    input logic sel, //1-bit selector
11    output logic [BUS_WIDTH - 1 : 0] out //N-bit bus output
12 );
13
14     assign out = sel ? in1 : in0; //Out is selected dependant on selector
15
16 endmodule

```

Listing: SevenSegmentDecode.sv

```

1  /*
2   Project: 8 Bit ALU
3   Seven segment decoder implementation from lab 3
4
5   Nolan Kessler
6  */
7
8  /*
9   * ECE 272 Lab 3b
10  * Seven Segment Decoder Skeleton File
11  *
12  * Adapted from Harris & Harris "Digital Design and Computer Achitecture"
13  * Example 4.25 "Seven-Segment Display Decoder" (Page 198)
14  *
15  * Author(s): Quinn Yockey
16  * Last Modified: 03 November 2025
17  */
18
19 /* IMPORTANT! Read the comments carefully. They are included to help you! */
20
21 /*
22  * Instructions:
23  *     Tasks are marked with a number in brackets (e.g., [1]). Each has a
24  *     corresponding TODO comment to replace with SystemVerilog code.
25  */
26
27 /*
28  * Declare a module named `SevenSegmentDecode` to convert a 4-bit hexadecimal
29  * number to a 7-bit binary value to output on a 7 segment display.
30  *
31  * [1] Add a 7-bit logic output named `segments` to the `SevenSegmentDecode`
32  *     module.
33  */
34 module SevenSegmentDecode(
35     input logic [3:0] digit,
36     output logic [6:0] segments
37 );
38
39 /*

```

```

40 * Using the `always_comb` keyword, create a block that only allows
41 * combinational logic. This is necessary for the `case` statement used within.
42 *
43 * Like a `switch` statement in C and other programming languages, the `case`
44 * statement in SystemVerilog matches the value of the argument to determine
45 * what happens next. In the given branch, if the value of `digit` is 0x0, then
46 * use blocking assignment (`=`) to set the value of `segments` to 0b100_0000.
47 *
48 * Remember that the seven segment displays on the DE10-lite FPGA are active
49 * low, so a segment set to 1 will be off and a 0 will be on. Also, the
50 * `segments` has segment a as bit 0 (rightmost) and segment g as bit
51 * 6 (leftmost).
52 *
53 * Refresher on numerical prefixes in SystemVerilog:
54 * - 4'h: number is 4 bits wide and formatted in hexadecimal.
55 *   (e.g.: 4'h5 = 0x5 = 0b0101 = 5; 4'hC = 0xC = 0b1100 = 12)
56 * - 7'b: number is 7 bits wide and formatted in binary.
57 *
58 * [2] Add branches for the remaining values from 0x1 to 0xF using the values
59 *     you listed in figure 3.3 in Lab 3.
60 */
61 always_comb begin
62     case (digit)
63         //          abc_defg
64         4'h0: segments = 7'b000_0001;
65             4'h1: segments = 7'b100_1111;
66             4'h2: segments = 7'b001_0010;
67             4'h3: segments = 7'b000_0110;
68             4'h4: segments = 7'b100_1100;
69             4'h5: segments = 7'b010_0100;
70             4'h6: segments = 7'b010_0000;
71             4'h7: segments = 7'b000_1111;
72             4'h8: segments = 7'b000_0000;
73             4'h9: segments = 7'b000_1100;
74             4'hA: segments = 7'b000_1000;
75             4'hB: segments = 7'b110_0000;
76             4'hC: segments = 7'b011_0001;
77             4'hD: segments = 7'b100_0010;
78             4'hE: segments = 7'b011_0000;
79             4'hF: segments = 7'b011_1000;
80     endcase
81 end
82
83 endmodule
84

```


6 Reflection on Design Process

Implementing the project overall went well. Implementing each individual combinational module and getting them working in the larger ALU module was quick and relatively simple. However we ran into some complications when attempting to implement a more complicated sequential module. This was the multiplication module. Since it required multiple clock cycles to perform, the module needed to have proper timing and a comparator to track the current clock cycle the system is on and run the system accordingly. We ran into a few issues with the done and overflow registers being out of sync causing the module to fail to properly output the overflow flag. These smaller difficulties were more time consuming than difficult as they were small errors that required looking over the HDL script and RTL Viewer to identify where the timing issues would occur.