

Report

Atharv Sujlegaonkar

2020102025

Mitul Garg

2020102026

Introduction

I have developed SEQ design based on Y86 ISA using Verilog. Below in the report is the detailed description of how each module is created and working along with diagrams for better understanding. I have also later implemented the processor architecture implementation with 5 stage pipeline (without pipeline hazards).

My design approach: I have design my processor in a modular way, hence I have tested each of my modules separately and later in the end combined them all together to work as the processor!

For each module I have implemented a testbench in order to check the functioning of my processor in each step.

Later in this report I have also taken screenshots of the outputs of each module by running several testing commands like “rrmovq rA rB” and more.

I have also written assembly codes for both bubble sort (sorting algorithm) and HCF of two numbers. The results are shown in gtkwave for the bubble sort algorithm. This can be seen in the results section.

Now I have divided this report into two sections:

- SEQ Design
- Pipelined Design


SEQ Design

Module descriptions and architecture diagram


Through this section I will show how the different computation steps in the sequential implementation work for two instructions:

- OPq rA, rB
- rmmovq rA, D(rB)

Abstract view of SEQ implementation:



Fetch Module:



Using the program counter register as an address, the instruction memory reads the bytes of an instruction. The PC incrementer computes valP, the incremented program counter.

This unit reads 10 bytes from memory at a time, with the PC serving as the first byte's address (byte 0). This byte is translated as the instruction byte and divided into two 4-bit quantities (by the “Split” unit). From this we get icode and ifun values from which we can predict the next PC increment.

The align module read the other 9 bytes from the encoded instruction and extract valC and rA, rB values.


So basically using fetch module we divide the encoded instruction and extract the instruction set from it. We then send these values to the decode block inorder to extract values stored in rA and rB registers.

Here in the diagram you can see three more bit checks:

- Instr_valid: This signal is used to detect an illegal instruction
- Need_valC: Checks for a constant word
- Need_regids: Checks for register specifier byte

Computation	OPq rA, rB	rmmovq rA, D(rB)
icode, ifun	icode :ifun \leftarrow M1[PC]	icode :ifun \leftarrow M1[PC]
rA, rB		rA:rB \leftarrow M 1 [PC+1]
valC	rA :rB \leftarrow M1[PC + 1]	valC \leftarrow M 8 [PC+2]
valP	valP \leftarrow PC + 2	valP \leftarrow PC+10

Decode and Write back Module:



As we can see in the diagram, we input icode, rA and rB values in the decode module. The decode module basically consists of a register file which has 4 ports which supports up to two reads on port A and B and two writes on ports E and M. The two read ports have address inputs srcA and srcB, while the two write ports have address inputs dstE and dstM.

Here in this module I have written many if conditions to extract the values from rA and rB registers in the register file. The register file has two read ports, A and B, via which register values valA and valB are read simultaneously.

We also have two ports coming from the write back stage in the register file, which can change the register values from the write back stage.

Write back:

The register file has two write ports. Port E is used to write values computed by the ALU, while port M is used to write values read from the data memory.

Outputs of decode module:


- valA: Value of rA
- valB: Value of rB

We also have two inputs from the write back stage:

- valM: Output value from memory stage
- valE: Output value from the execute stage


Computation	OPq rA, rB	rmmovq rA, D(rB)
valA, srcA	$valA \leftarrow R[rA]$	$valA \leftarrow R[rA]$
valB, srcB	$valB \leftarrow R[rB]$	$valB \leftarrow R[rB]$

Execute module:



The execute stage uses the arithmetic/logic (ALU) unit for different purposes according to the instruction type.

Here ALU is the core of the execute module. It executes the specified operation for integer operations. It can be used as an adder to compute an incremented or decremented stack pointer, an effective address, or simply to transfer one of its inputs to one of its outputs by inserting zero in other instructions. The three state code bits are stored in the condition code register (CC). The ALU calculates new values for the condition code.




Inbuilt modules Used in the ALU:

Module	Input	Output
and	X,Y (32 bit)	$Z = X \& Y$
or	X,Y (32 bit)	$Z = X Y$
xor	X,Y (32 bit)	$Z = X \wedge Y$

When executing a conditional move instruction, the decision as to whether or not to update the destination register is computed based on the condition codes and move condition. Similarly, when executing a jump instruction, the branch signal Cnd is computed based on the condition codes and the jump type.

Memory Module:



Making and implementing this module was one challenging part of this project.

My implementation of memory:


I have implemented the memory using an array of registers for seq design. Here in the array the index refers to the address of the register and the data in the element of the array is value stored at that address.

How does memory work, what does it do:

The data memory reads or writes a word of memory when executing a memory instruction. The instruction and data memories access the same memory locations, but for different purposes.

Here two control blocks generate the values for the memory address and the memory input data for write operations. Two other blocks generate the control signals indicating whether to perform a read or a write operation. When a read operation is performed, the data memory generates the value valM. And for the write operation, the address value is changed accordingly. Later it generates the status code from the values of icode, imem_error, and instr_valid generated in the fetch stage and the signal dmem_error generated by the data memory. According to the status code the processor either halts or continues processing instructions input in it.

Combined hardware structure of SEQ design implemented:



Instructions supported by my processor

I have implemented all the instructions on my SEQ design **including call and ret functions.**

Instruction	Format
Halt	halt
No operation	nop
Conditional move	cmovXX rA, rB
Immediate to register	irmovq V, rB
Register to memory	rmmovq rA, D(rB)
Memory to register	mrmmovq D(rB), rA
Operation	Opq rA, rB
Jump	jXX Dest
Call	call Dest
Return	ret
Push in stack	pushq rA
Pop from stack	popq rA

Results:

I have written codes for both HCF of two numbers and Bubble sort algorithm.

HCF of two numbers:

Code in C++:

```

Welcome  HCF_assemblycode.txt  hcf.cpp  X
hcf.cpp > main()
1  #include <iostream>
2  using namespace std;
3
4  int main()
5  {
6      int a = 8 , b = 4;
7      while(a != b)
8      {
9          if(a > b)
10             a -= b;
11          else
12             b -= a;
13      }
14      cout<<a;
15  }

```

Assembly Code:

```

Welcome  HCF_assemblycode.txt  hcf.cpp
HCF_assemblycode.txt
1  irmovq $0x37, %rdx
2  irmovq $0x13, %rcx
3  check:
4      rrmovq %rcx, %rbx
5      subq %rdx, %rbx
6      jg .swap
7      jl .repsub
8      halt
9  repeat_sub:
10     subq %rdx, %rcx
11     jmp .check
12  swap_values:
13     rrmovq %rdx, %rbx
14     rrmovq %rcx, %rdx
15     rrmovq %rbx, %rcx
16     jmp .repsub

```

Encoded Code:

```

Welcome  HCF_assemblycode.txt
encoding.txt
1  30 f0 37 00 00 00 00 00 00 00
2  30 f1 13 00 00 00 00 00 00 00
3  20 12
4  61 02
5  76 36 00 00 00 00 00 00 00
6  72 2B 00 00 00 00 00 00 00
7  00
8  61 01
9  70 14 00 00 00 00 00 00 00
10 20 02
11 20 10
12 20 21
13 70 2B 00 00 00 00 00 00 00

```

Bubble sort algorithm:

Code in C++:

```

Welcome  HCF_assemblycode.txt  bubblesort.c++ X
bubblesort.c++ > ...
1  #include <bits/stdc++.h>
2  using namespace std;
3
4  void swap(int *xp, int *yp)
5  {
6      int temp = *xp;
7      *xp = *yp;
8      *yp = temp;
9  }
10
11 void bubbleSort(int arr[], int n)
12 {
13     int i, j;
14     for (i = 0; i < n-1; i++)
15
16         for (j = 0; j < n-i-1; j++)
17             if (arr[j] > arr[j+1])
18                 swap(&arr[j], &arr[j+1]);
19 }
20
21 void printArray(int arr[], int size)
22 {
23     int i;
24     for (i = 0; i < size; i++)
25         cout << arr[i] << " ";
26     cout << endl;
27 }
28
29
30 int main()
31 {
32     int arr[] = {64, 34, 25, 12, 22, 11, 90};
33     int n = sizeof(arr)/sizeof(arr[0]);
34     bubbleSort(arr, n);
35     cout<<"Sorted array: \n";
36     printArray(arr, n);
37     return 0;
38 }

```

Assembly code:

≡ assemblybubble.txt X		62	subq %rax, %rdx
≡ assemblybubble.txt		63	jge loop6
23	addq %rcx, %rax	64	mrmmovq -12(%r13), %rax
24	rmmovq %rax, (%r12)	65	irmovq 1, %r11
25	call bubblesort	66	addq %r11, %rax
26	irmovq 0, %rax	67	addq %rax, %rax
27	rmmovq %r13, %r12	68	addq %rax, %rax
28	popq %r13	69	addq %rax, %rax
29	ret	70	mrmmovq 8(%r13), %r11
30		71	addq %r11, %rax
31	bubblesort:	72	mrmmovq (%rax), %rax
32	pushq %r13	73	rmmovq %rax, -4(%r13)
33	rmmovq %r12, %r13	74	mrmmovq -12(%r13), %rax
34	irmovq 16, %r11	75	irmovq 1, %r11
35	subq %r11, %r12	76	addq %r11, %rax
36	mrmmovq 12(%r13), %rax	77	addq %rax, %rax
37	irmovq 1, %r11	78	addq %rax, %rax
38	subq %r11, %rax	79	addq %rax, %rax
39	rmmovq %rax, -8(%r13)	80	mrmmovq 8(%r13), %r11
40	jmp loop4	81	addq %r11, %rax
41	loop8:	82	mrmmovq -12(%r13), %rdx
42	irmovq 0, %rbx	83	addq %rdx, %rdx
43	rmmovq %rbx, -12(%r13)	84	addq %rdx, %rdx
44	jmp loop5	85	addq %rdx, %rdx
45	loop7:	86	mrmmovq 8(%r13), %r11
46	mrmmovq -12(%r13), %rax	87	addq %r11, %rax
47	irmovq 1, %rcx	88	mrmmovq (%rdx), %rdx
48	addq %rcx, %rax	89	rmmovq %rdx, (%rax)
49	addq %rax, %rax	90	mrmmovq -12(%r13), %rax
50	addq %rax, %rax	91	addq %rax, %rax
51	addq %rax, %rax	92	addq %rax, %rax
52	mrmmovq 8(%r13), %r11	93	addq %rax, %rax
53	addq %r11, %rax	94	mrmmovq 8(%r13), %r11
54	mrmmovq (%rax), %rdx	95	addq %r11, %rax
55	mrmmovq -12(%r13), %rax	96	mrmmovq -4(%r13), %rdx
56	addq %rax, %rax	97	rmmovq %rdx, (%rax)
57	addq %rax, %rax		
58	addq %rax, %rax		
59	mrmmovq 8(%r13), %r11		
60	addq %r11, %rax		
61	mrmmovq (%rax), %rax		
62	subq %rax, %rdx		
63	jge loop6		


```

87     addq    %r11, %rax
88     mrmovq  (%rdx), %rdx
89     rmmovq  %rdx, (%rax)
90     mrmovq  -12(%r13), %rax
91     addq    %rax, %rax
92     addq    %rax, %rax
93     addq    %rax, %rax
94     mrmovq  8(%r13), %r11
95     addq    %r11, %rax
96     mrmovq  -4(%r13), %rdx
97     rmmovq  %rdx, (%rax)
98 loop6:
99     irmovq  1, %r11
100    mrmovq  -12(%r13), %rbx
101    addq    %r11, %rbx
102 loop5:
103    mrmovq  -12(%r13), %rax
104    mrmovq  -8(%r13), %rbx
105    subq    %rbx, %rax
106    jl     loop7
107    irmovq  1, %r11
108    mrmovq  -8(%r13), %rbx
109    subq    %r11, %rbx
110 loop4:
111    irmovq  0, %r11
112    mrmovq  -8(%r13), %rbx
113    subq    %r11, %rbx
114    jg     loop8
115    rrmovq  %r13, %r12
116    popq    %r13
117    ret


```

GTKWAVE result for bubble sort:

Please zoom in to check waves and output values



Here please check the mem1, mem2, mem3, mem4, mem5 values.



Initially as we can see I have put in these values:

Mem1 = A

Mem2 = 9

Mem3 = 8

Mem4 = 7

Mem5 = 6

But with few clock cycles you can see these values shifting and changing from one mem to other.

And after final clock cycle we can clearly see in the output that the mems are sorted in ascending order:

Mem1 = 6

Mem2 = 7

Mem3 = 8


Mem4 = 9

Mem5 = A

Instructions to run your code:

I have made a testbench for each and every module, so please include all the folders in one folder as a whole and run the test bench. Testbench names matches with the module you want to test it on.

Pipeline Design



I have inserted pipeline registers between the stages of SEQ+ and rearrange signals somewhat, yielding the PIPE- processor.

The pipeline registers are labeled as follows:

- F holds a predicted value of the program counter, as will be discussed shortly.
- D sits between the fetch and decode stages. It holds information about the most recently fetched instruction for processing by the decode stage.
- E sits between the decode and execute stages. It holds information about the most recently decoded instruction and the values read from the register file for processing by the execute stage.
- M sits between the execute and memory stages. It holds the results of the most recently executed instruction for processing by the memory stage. It also holds information about branch conditions and branch targets for processing conditional jumps.
- W sits between the memory stage and the feedback paths that supply the computed results to the register file for writing and the return address to the PC selection logic when completing a ret instruction.

For this project, I have implemented only the registers in pipeline. I haven't implemented control logic and the overall cpu. Core modules made and their description:

Fetch_reg.v:

Function: Temporarily store the PC value predicted in the previous stage for use by the select_pc module.

Decode_reg.v

Function: Temporarily store the instruction information parsed by the fetch module.

Execute_reg.v

Function: Temporarily store the instruction information of the previous stage.

Alu_args.v

Function: Determine the value and operation type sent to the arithmetic logic operation module according to the instruction code and function code in the execution register.

Mem_reg.v

Function: Temporarily store the instruction information of the previous stage

Registers.v

Function: general register module of the processor.

Define.v

Global macro definition