

Analog IC Design – Cadence and Master Micro Tools

Lab 07

gm/ID Design Methodology

Part 1: gm/ID Design Charts

NMOS




Figure 1 NMOS GM/GDS VS GM/ID




Figure 2 NMOS ID/W VS GM/ID




Figure 3 NMOS GM/CGG VS GM/ID




Figure 4 NMOS VGS VS GM/ID

PMOS




Figure 5 PMOS GM/GDS VS GM/ID




Figure 6 PMOS ID/W VS GM/ID




Figure 7 PMOS GM/CGG VS GM/ID




Figure 8 PMOS V_{GS} VS GM/ID

Part 2: OTA Design

Report the following:

- 1) Detailed design procedure and hand analysis.

For 2 NMOS (Input pair)

$GM/ID = 19$, Intrinsic Gain = 110 , $L = 732.3n$, $W = 9.6u$

For 2 PMOS (Active loads)

$GM/ID = 10$, $GDS = 1.732u$, $L = 381.5n$, $W = 2.86u$

For Current Mirror

$GM/ID = 8$, $GDS = 2.489u$, $L = 1.64u$, $W = 4.6328 u$

We use $GM/ID = 19$ to make it in the WI to have high Open loop DC voltage gain.

And we use Intrinsic Gain = 110 that force the Length to be $L = 771.4n$ and $W = 9.6u$ for the NMOS Transistor, and so on for the other transistors.

You need to explain why you chose the architecture that you implemented.


We used is NMOS for the input pair and PMOS current mirror load, as $V_{icm}(high) = 1.5V$ which is near to VDD

To make $GBW \geq 5MHz$ $GBW = \frac{gm1}{2*\pi*CL}$, $CL = 5p$, then we can use $gm1,2 = 190u$, so $gm/ID = 19$

$Avd \geq 34dB$ (50.1), so we use $Avd = gm/gds = 110$


For the first transistors NMOS we designed it in the WI to guarantee high gain with small V_{ov} & V_{dsat} to keep V_{ICM_LOW} , so we used $gm/ID = 19$ & Gain = 110.

Then for the transistors PMOS (active loads) we designed it in the SI to minimize the effect of any variation on it and we designed it to have the same r_o that NMOS has, and we checked the minimum gm/ID that will give us V_{ICM_HIGH} and it was equal 6.8



so we used $gm/ID = 10$ & $Gds = 1.732u$.

Finally for the current mirror transistors we designed it in the SI to minimize the effect of any variation on it and we designed it to have the High r_o that should be greater than the value of R_{SS} that make the CMRR 74dB



, and we checked the minimum gm/ID that will give us VICM_HIGH, so we used gm/ID = 8 & Gds = 2.489u.

2) Use the Sizing Assistant (SA) or the design charts in ADT to size the transistors.




Figure 9 NMOS




Figure 10 PMOS

$$\frac{1}{2 * gm3 * R_{ss}} = -40dB$$

$$50 < gm3 * R_{ss}$$

$$R_{ss} > 500k$$




Figure 11 Current mirror

- 1) A table showing W , L , gm , ID , gm/ID , V_{DSsat} , $V_{ov} = V_{GS} - V_{TH}$, and $V^* = 2ID/gm$ of all transistors (as calculated from gm/ID curves)

	NMOS	PMOS	Current Source
W	9.6u	1.533u	4.6328 u
L	732.3n	728.2n	1.64u
gm	190u	100u	80u
ID	10u	10u	20u
GM/ID	19	10	10
V_{DSsat}	84.6m	162.7m	144.2m
V_{ov}	74.3m	195.9m	191.6m
V^*	107m	202.9m	201.3m

- 1) Schematic of the OTA with DC node voltages clearly annotated.

- With VICM at the middle of the CMIR.

- Is the current (and gm) in the input pair exactly equal?

YES, it is exactly equal.

- What is DC voltage at V_{OUT} ? Why?

$V_{OUT} = 1.163$ V

Name	Type	Details	Value
V_{OUT}	expr	$V_{DC}(*V_{OUT})$	1.163

As it follows V_F and it is equal $V_{DD} - V_{GS}$

- 2) Diff small signal ccs:

Name	Type	Details	Value	Plot	Save	Spec
V_{OUT}	expr	$V_{DC}(*V_{OUT})$		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
A_o	expr	$ymax(mag(V_F(*V_{OUT})))$	56.86	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
A	expr	$mag(V_F(*V_{OUT}))$		<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
A_o_{dB}	expr	$dB20(ymax(mag(V_F(*V_{OUT})))$	35.1	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
BW	expr	$bandwidth(V_F(*V_{OUT}))$ 3 "low"	107.1K	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
UGF	expr	$unityGainFreq(V_F(*V_{OUT}))$	6.125M	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
GBW	expr	$(A_o * BW)$	6.091M	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Figure 12 circuit parameters




Figure 13 OP points

- Plot diff gain (in dB) vs frequency.




Figure 14 diff gain (dB) vs frequency

Hand Analysis

$$\text{DC gain} = \frac{g_m \cdot r_o}{2} = \frac{195.1 \mu}{2 \cdot 1.732 \mu} = 56.3 = 35 \text{ dB}$$

$$\text{Bandwidth} = \frac{1}{\pi \cdot r_o \cdot C_l} = \frac{1.732 \mu}{\pi \cdot 5 \text{ p}} = 110.3 \text{ k}$$

	Simulation	Analytic	Error
DC gain (dB)	35 dB	35 dB	0%
Bandwidth	107.1 k	110.3 k	2.9%

$$\text{GBW} = 56 \cdot 107 \text{ k} = 6 \text{ M}$$

3) CM small signal ccs:

- Plot CM gain in dB vs frequency.




Figure 15 CM gain dB vs frequency.

Hand Analysis

$$\text{DC gain} = \frac{1}{2 \cdot g_m3 \cdot R_{ss}} = \frac{1.518 \mu}{2 \cdot 100 \mu} = 0.0076 = -42.4 \text{ dB}$$

	Simulation	Analytic	Error
DC gain (dB)	-44.5 dB	-42.4 dB	4.7%

- (Optional) Avcm vs VICM:

- Plot CM gain at 1Hz in dB vs VICM.




Figure 16 CM gain at 1Hz in dB vs VICM

➤ Av_{CM} is inversely proportional with V_{icm} , so increasing V_{DS} of the current mirror will increase its output resistance R_{ss} , so Av_{CM} decreases, as Av_{CM} is inversely proportional with R_{ss} .

4) CMRR:

- Plot CMRR in dB vs frequency at VICM at the middle of the CMIR.




Figure 17 CMRR in dB vs frequency

$$CMRR = \frac{A_{vd}}{A_{vCM}} = \frac{56.3}{0.0076} = 35(dB) + 44.4(dB) = 79.4(dB)$$

	Simulation	Analytic	Error
CMRR	79.6	79.4	0.25%

- (Optional) CMRR vs VICM:

➤ Plot CMRR at 1Hz in dB vs VICM.




Figure 18 CMRR at 1Hz in dB vs VICM

➤ The first part of the curve of the CMRR increases with V_{icm} , as A_{vCM} is inversely proportional with V_{icm} , so increasing V_{DS} of the current mirror will increase its output resistance R_{ss} , A_{vCM} decreases, as A_{vCM} is inversely proportional with R_{ss} , but at higher values it decreases again as V_{icm} proportional with V_{GD1} so the input pair transistor is pushed towards the triode, so r_{o1} decreases so CMRR decreases again as A_{vd} decreases.

5) Diff large signal ccs:

• Plot VOUT vs VID.




Figure 19 VOUT vs VID.

• From the plot, what is the value of Vout at VID = 0? Why?

1.16 V, as it is the same value for DC voltage at VOUT for input common mode as there is no differential input.

• Plot the derivative of VOUT vs VID. Compare the peak with A_{vd} .




Figure 20 derivative of VOUT vs VID

Compare the peak with Avd.

the peak > Avd.

	Peak	Avd	ERROR
VALUE	57.3	56.2	1.9%

6) CM large signal ccs (region vs VICM):

- Plot “region” OP parameter vs VICM for the input pair and the tail current source




Figure 21 INPUT_CM Range

- Find the CM input range (CMIR). Compare with hand analysis in a table.

hand analysis

Tail CS in sat

$$ViCM \geq V_{THN} + V_{ov1} + V_{dsat5}$$

$$ViCM \geq (632.8 + 141.2) \text{ m} = 774 \text{ mV}$$

Input pair in sat

$$ViCM \leq V_{DD} - V_{THP} - V_{ov3} + V_{THN}$$

$$ViCM \leq 1.8 - 637.5 \text{ m} + 567 \text{ m} = 1.73 \text{ V}$$

	Simulation	Hand Analysis
$ViCM_MIN$	669 mV	774 mV
$ViCM_MAX$	1.8 V	1.73 V

7) (Optional) CM large signal ccs (GBW vs VICM):

- Plot GBW vs VICM. Plot the results overlaid on the results of the previous method (region parameter).





Figure 22 GBW vs VICM

- Annotate the CM input range. Calculate the input range as the range over which the GBW is within 90% of the max GBW, i.e., 10% reduction in GBW2.

the input range is [686.9 mV : 1.8 V]

PART 4: Closed-Loop OTA Simulation



- Is the current (and gm) in the input pair exactly equal? Why?

NO, as the feedback network will try to maintain a constant output voltage, which will cause the current in the input pair to vary depending on the input voltage. The gm of the input pair will also vary depending on the current.

We can analyze it from another aspect as the gain is finite, so there will be a non-zero differential input voltage which makes an imbalance between the two sides of the differential pair which makes the mismatch and when we close the loop V_{in} introduces mismatch between the gm's of the input pair.


- Calculate the mismatch in I_D and g_m .

$$\nabla I_D = 10.17 - 9.924 = 0.246\mu$$

$$\nabla g_m = 101 - 98.97 = 2.03\mu$$

2) Loop gain:

- Plot loop gain in dB and phase vs frequency.



Compare DC gain and GBW with those obtained from open-loop simulation.

$$\text{GBW}(\text{open-loop}) = 56 * 107 \text{ k} = 6\text{M}$$

$$\text{GBW}(\text{closed-loop}) = 56 * 105 \text{ k} = 5.9\text{M}$$

Comment

DC gain and GBW with those obtained from open-loop and closed loop is the same, but the closed loop has small error due to the mismatch in g_m and I_D .

Hand Analysis

$$\text{DC gain} = \frac{g_m * r_o}{2} = \frac{195.1\mu}{2 * 1.732\mu} = 56.3 = 35 \text{ dB}$$

$$\text{Bandwidth} = \frac{1}{\pi * r_o * C_l} = \frac{1.732\mu}{\pi * 5\text{p}} = 110.3 \text{ k}$$

$$\text{GBW} = 56.3 * 110.3 \text{ k} = 6.2\text{M}$$

	Simulation	Analytic	Error
DC gain (dB)	35 dB	35 dB	0%
GBW	5.9M	6.2M	5%

Part 5 (optional): Effect of Mismatch on CMRR

- Plot g_m of the input pair overlaid vs V_{ICM} .





Figure 23 g_m of the input pair overlaid vs V_{ICM}

The two g_m 's intersect (are equal) at $V_{IN} = 1.163$ as it is the DC voltage at V_{OUT} when V_{ICM} be at the middle of the CMIR and there is no V_{IDIFF} . $A_{vcm} = -44.5$ dB

- Plot CM gain at 1Hz in dB vs V_{IN} . Extract it in Measures as shown below.



2) CMRR:

- Plot CMRR in dB vs V_{IN} .




Figure 24 CMRR in dB vs V_{IN}