14 محرم 1445 محرم 1445 31 July 2023

Ain Shams University – Faculty of Engineering – ECE Dept. – Integrated Circuits Lab.

Dr. Hesham Omran

Analog IC Design – Cadence Tools Lab 03 Cascode Amplifier

Intended Learning Objectives

In this lab you will:

- Learn how to generate and use the Sizing Assistant (SA) to size the transistors.
- Design and simulate a cascode amplifier.
- Design a bias circuit for the cascode amplifier.
- Investigate the gain, the bandwidth, and the GBW of a cascode amplifier.

NOTE: The values and charts reported below assume the provided 180 nm educational device model and 1.8 V supply. Other models/technologies can be used by applying reasonable adjustments to the values.

Part 1: Device Sizing Using SA

1) From the square law, we have

$$g_m = \frac{2I_D}{V_{ov}} \rightarrow V_{ov} = \frac{2}{g_m/I_D}$$

For a real MOSFET, if we compute V_{ov} and $\frac{2}{g_m/I_D}$ they will not be equal. Let's define a new parameter called V-star (V^*) which is calculated from actual simulation data using the formula

$$V^* = \frac{2}{g_m/I_D} \leftrightarrow g_m = \frac{2I_D}{V^*}$$

The lower the V^* the higher the g_m , but the larger the area and the lower the speed. An often used sweet-spot that provides good compromise between different trade-offs is $V^* = 200 mV$.

2) Although the V^* is a nice parameter that is inspired by the square-law, it does not have an intuitive or a physical meaning (it is not an actual voltage in the circuit). We actually defined V^* in order to be able to define a relation between the g_m and I_D . Thus, the real parameter that we should care about is the g_m over I_D ratio (g_m/I_D) .

If the square-law is valid

$$g_m = \frac{2I_D}{V_{ov}} \rightarrow \frac{g_m}{I_D} = \frac{2}{V_{ov}}$$

$$\frac{g_m}{I_D} = \frac{2}{V^*}$$

A small g_m/I_D means large V_{ov} (biasing in strong inversion) and a large g_m/I_D means small V_{ov} (biasing in weak inversion).


- 3) There are many good things about using the g_m/I_D as a design knob:
 - a. The g_m/I_D gives a direct relation between the most important MOSFET parameter (gm) and the most valuable resource (ID). For example, a $g_m/I_D=10$ S/A means you get $10~\mu S$ of g_m for every $1~\mu A$ of bias current.
 - b. The g_m/I_D is a normalized knob: it has a limited search range (typically from 5 to 25 S/A) independent of the technology or the device type.
 - c. The g_m/I_D is intuitive because it tells you directly about the inversion level (bias point) and consequently all related trade-offs. For example, $g_m/I_D=5\,S/A$ means strong inversion (SI), $g_m/I_D=15\,S/A$ means moderate inversion (MI), and $g_m/I_D=25\,S/A$ means weak inversion (WI).
 - d. The g_m/I_D is an orthogonal knob: If we define the g_m/I_D then we define the inversion level (bias point). If you change I_D or L while keeping g_m/I_D fixed, then the inversion level (bias point) is kept fixed. The W is treated as an output variable instead of being treated as an
 - e. The higher the g_m/I_D (the lower the V^*) the higher the efficiency, but the larger the area and the lower the speed. An often used sweet-spot that provides good compromise between different trade-offs is $g_m/I_D=10\ S/A\ (V^*=200mV)$.
- 4) We want to design a common source (CS) amplifier that has ideal current source load with the following parameters.

Parameter	Value
$A_v = g_m r_o^{1}$	50
g_m/I_D	10 S/A
Supply (V_{DD})	1.8 V
Quiescent (DC) output voltage	$V_{DD}/2 = 0.9 V$
Current consumption	20 μΑ

5) Since the square-law is not accurate, we cannot use it to calculate the sizing. Instead, we will use the Sizing Assistant which is a powerful analog calculator that uses LUTs that are pre-generated from the simulations. The sizing from SA is shown below. We will use the same sizing (L and W) to build a cascode amplifier.

-


¹ A relatively small L is necessary for Part 3 to make sure that Cgd is not negligible compared to Cgs.



PART 2: Cascode for Gain

1. OP Analysis

1) Create a new schematic. Construct the circuit shown below. Use $I_B=20\mu A$. Use L and W as selected in Part 1 for M0, M1, M2, and M4. Use the same W for M3 but it will have different L as will be shown later. Use $C_L=1pF$.



2) We need to set the quiescent (DC) output voltage of the amplifiers to bias the transistors in saturation. However, the output node is a high impedance node; thus, it is difficult to control its DC voltage. As a workaround in simulation, we use a feedback loop and switches (analogLib > sp1tswitch) with different settings in DC/AC to change the circuit connections in DC/AC simulations. At DC, the transistor is diode connected and V_{GS} is set by the current source. At AC, the diode connection is removed, and the input signal source is applied.


- 3) For the cascode amplifier, we will choose V_B to set $V_{DS1} = V_{DS2} = 0.45 V$ as will be shown shortly.
- 4) To calculate V_B we need to find V_{GS2} because $V_B = V_{GS2} + V_{DS1}$. Note that M2 experiences body effect, so its V_{GS} will be higher than M0 and M1.



5) M3 and M4 are used to generate the cascode bias voltage. Note that M4 is always in saturation and M3 is always in triode (why?). We need to find the *L* of M3, so we set a sweep for M3 as shown below.



6) Double click V_{GS} in the results table and find L that gives the required $V_{GS} = V_B = V_{GS2} + V_{DS1}$.



- 7) A dc shift (V1 and V3) is used to set the quiescent (DC) output voltage "roughly" to the required value. Setting the output voltage to exactly 0.9~V is neither practical nor necessary. V_{GS0} and V_{GS1} can be retrieved from SA. Note that $VDS_0 = 0.9~V$ but $VDS_1 = 0.45~V$ so their V_{GS} will be slightly different. This can be ignored as V_{GS} is always affected by V_{TH} variations.
- 8) Simulate the DC OP point of the above CS and cascode amplifiers. Report a snapshot showing info balloons of the following parameters for M0 to M4 in addition to DC node voltages clearly annotated.

ID
VGS
VDS
VTH
VDSAT
GM
GDS
GMB
CDB
CGD
CGS
 CSB
Region

NOTE: "vdsat" is the minimum drain-source voltage required to bias the transistor in saturation. It is equal to V_{ov} for a square-law device. It is also referred to as "vdss" (drain-source saturation voltage) in some models. It is considered an ambiguous parameter because the transition from triode to saturation is gradual, not abrupt.

- 9) Check that all transistors operate in saturation. Does any transistor operate in triode? Why?
- 10) Do all transistors have the same vth? Why?
- 11) What is the relation $(\ll, <, =, >, \gg)$ between gm and gds? NOTE: use \gg or \ll if the difference is 10 times or more (one order of magnitude).
- 12) What is the relation $(\ll, <, =, >, \gg)$ between gm and gmb?
- 13) What is the relation $(\ll, <, =, >, \gg)$ between cgs and cgd?
- 14) What is the relation $(\ll, <, =, >, \gg)$ between csb and cdb?

2. AC Analysis

- 1) Perform AC analysis (1Hz:10GHz, logarithmic, 10points/decade) to simulate gain and bandwidth.
- 2) Use calculator to create expressions for circuit parameters (DC gain, BW, GBW, and UGF) and export them to adexl.

NOTE: Use the following expressions in the calculator and send them to adexl to quickly calculate circuit parameters.


Туре	Expression/Signal/File	EvalType	Plot
expr	dB20(VF("/vout1"))	point	✓
expr	ymax(dB20(VF("/vout1")))	point	✓
expr	ymax(mag(VF("/vout1")))	point	✓
expr	bandwidth(VF("/vout1") 3 "low")	point	✓
expr	gainBwProd(VF("/vout1"))	point	✓
expr	dB20(VF("/vout2"))	point	✓
expr	ymax(dB20(VF("/vout2")))	point	~
expr	ymax(mag(VF("/vout2")))	point	✓
expr	bandwidth(VF("/vout2") 3 "low")	point	~
expr	gainBwProd(VF("/vout2"))	point	✓

- 3) Report the Bode plot (magnitude) of CS and cascode appended on the same plot.
- 4) Using small signal parameters from OP simulation or SA, perform hand analysis to calculate DC gain, BW, and GBW of both circuits.
- 5) Report a table comparing the DC gain, BW, UGF, and GBW of both circuits from simulation and hand analysis.
- 6) Comment on the results.

PART 3 [Optional]: Cascode for BW

1. OP Analysis

- 1) Create a new schematic. Copy the old schematic instances to the new one. Make the following modifications:
 - Remove the feedback connection used to set the DC output voltage. The DC output voltage is going to be set by the voltage drop on the resistance.
 - \circ Replace the current source with a resistor load R_D .
 - Create a diode connected transistor (M5) that is used to generate the DC bias input voltage
 of the two amplifiers. This voltage is connected to the amplifier in DC only. In AC analysis,
 the AC input source is connected.
 - \circ Set $C_L = 1fF$ and the signal source resistance $R_{sig} = 10MΩ$. This will make the dominant pole the input pole instead of the output pole.



- 2) Calculate R_D analytically such that the voltage drop on it is $\approx V_{DD}/2$ (the current remains roughly the same as in Part 2 because we are using the VGS generated by M5). Note that the DC voltage of the output node is set by the resistance (R_D); thus, we don't need a feedback loop as in the previous case.
- 3) Simulate the DC OP point of the new CS and cascode amplifiers. Add info balloons and report a snapshot showing the following parameters for M1, M2 and M3 in addition to DC node voltages clearly annotated.

ID
VGS
VDS
VTH
VDSAT
GM
GDS
GMB
CDB
CGD
CGS
CSB
Region
· ·

4) Check that all transistors operate in saturation.

2. AC Analysis

- 1) Perform AC analysis (1Hz:10GHz, logarithmic, 10points/decade) to simulate gain and bandwidth.
- 2) Use calculator to create expressions for circuit parameters (DC gain, BW, GBW, and UGF) and export them to adexl as in Part 2.
- 3) Report the Bode plot (magnitude) of CS and cascode appended on the same plot.
- 4) Using small signal parameters from OP simulation or SA, perform hand analysis to calculate DC gain, BW, and GBW of both circuits.
- 5) Report a table comparing the DC gain, BW, UGF, and GBW of both circuits from simulation and hand analysis. Comment on the results.

Lab Summary

In Part 1 you learned:

- How to find transistor sizing using the Sizing Assistant (SA).
- How to design common-source and cascode amplifiers.

In Part 2 you learned:

- How to do ac and DC simulations of a cascode amplifier with current-source load.
- How the gain of a cascode amplifier with current-source load changes with frequency.
- How to simulate the gain, the bandwidth and the GBW of a cascode amplifier with current-source load.

In Part 3 you learned:

- How to do ac and DC simulations of a cascode amplifier with resistive load.
- How the gain of a cascode amplifier with resistive load changes with frequency.
- How to simulate the gain, the bandwidth and the GBW of a cascode amplifier with resistive load.

Acknowledgements