# DSP Filter Implementation and Comparison

This project involves designing a weighted moving average filter in three different ways: using MATLAB scripting, Simulink with HDL Coder, and a custom hand-coded Verilog implementation. The goal is to evaluate and compare the functionality, resource utilization, and performance of each approach.

## **Table of Contents**


- 1. Introduction
- 2. Project Structure
- 3. Filter Design
- 4. Implementation Approaches
  - MATLAB Model
  - Simulink Model and Generated RTL
  - Hand-Coded RTL (Verilog)
- 5. Comparison
  - Functionality
  - Resource Utilization
  - Performance
- 6. Testbench
- 7. How to Run
- 8. Conclusion
- 9. Future Work

## Introduction


This project implements a DSP filter as a weighted moving average filter with coefficients [1, 0.5, 0.25, 0.125]. The filter was implemented in three ways:

- MATLAB script for functional simulation and validation.
- Simulink model with HDL Coder for RTL code generation.
- Hand-coded RTL in Verilog.

The focus is on comparing these implementations in terms of functionality, efficiency, and resource usage.



## **Project Structure**



# Filter Design

The DSP filter is designed as a weighted moving average filter using the coefficients: [H = [1, 0.5, 0.25, 0.125]]

This design is implemented directly in MATLAB, then translated into a Simulink model, and finally hand-coded in Verilog for comparison.

# Implementation Approaches

#### **MATLAB Model**

The MATLAB implementation provides a baseline for validating the filter's functionality. It uses random input values and computes the output based on the filter coefficients.

## **MATLAB Code Snippet:**

```
% MATLAB model of the DSP_Filter
clear;
H = [1, 0.5, 0.25, 0.125];
x = randi([0, 2^7-1], 1, 100); % Random 8-bit unsigned values
y = zeros(1, 100);
delayed_x = zeros(3, 1);

for i = 1:100
    delayed_x(3) = delayed_x(2);
    delayed_x(2) = delayed_x(1);
    delayed_x(1) = x(i);
    y(i) = H * [x(i), delayed_x']';
end
```

#### Simulink Model and Generated RTL

The Simulink model, designed using blocks for delay, addition, and multiplication, is used to generate Verilog RTL via HDL Coder.

## **Simulink Generated RTL Snippet:**

```
// Simulink Generated RTL for DSP Filter
module fiter_model
    (input clk,
     input reset,
     input clk_enable,
     input [7:0] x,
     output reg [7:0] y);
    // Delays and shifts implementing the weighted average
    always @(posedge clk) begin
        if (reset) begin
           // Reset logic
        end else if (clk enable) begin
            // Filtering logic with shifts to reduce resource usage
        end
    end
endmodule
```

## Hand-Coded RTL (Verilog)

The custom Verilog implementation emphasizes accuracy, using multipliers instead of shifts. This approach sacrifices some resource efficiency for improved accuracy.

## **Verilog Code Snippet:**

```
module DSP_Filter #(parameter N=7)(
    input clk,
    input rst,
    input [N:0] x,
    output reg [N:0] y
);
reg [N:0] delayed_x [2:0];
always @(posedge clk or negedge rst) begin
    if (!rst) begin
        delayed_x[0] \leftarrow 0;
        delayed_x[1] \leftarrow 0;
        delayed_x[2] <= 0;
    end else begin
        delayed_x[2] <= delayed_x[1];</pre>
        delayed_x[1] <= delayed_x[0];</pre>
        delayed_x[0] <= x;
    end
end
always @(*) begin
    y = x + (delayed_x[0] * 0.5) + (delayed_x[1] * 0.25) + (delayed_x[2] * 0.125);
end
endmodule
```

# Comparison

## **Functionality**

Implementation	Functional Accuracy	Efficiency
MATLAB	High	N/A
Simulink Generated	High	Optimized
Hand-Coded Verilog	Very High	Less Optimized

#### Resource Utilization

Metric	Simulink Generated	Hand-Coded Verilog
LUTs	Low	High
Flip-Flops	Low	High
DSP Blocks	Minimal	Moderate

## Performance

Both implementations meet the performance requirements for the filter, operating correctly at the specified frequency of 100 MHz.


## **Testbench**

Testbenches are provided for both the MATLAB generated and hand-coded RTL implementations. They validate functionality using the provided input and output files (input.txt, output.txt).

## **Testbench Snippet for Verilog:**

```
module DSP_Filter_tb;
    reg clk;
    reg rst;
    reg [7:0] x;
    wire [7:0] y;
    reg [7:0] input_file [0:99];
    reg [7:0] output_file [0:99];
    integer i;
    DSP_Filter dut (.clk(clk), .rst(rst), .x(x), .y(y));
    always #5 clk = ~clk; // Clock generation
    initial begin
        clk = 0;
        rst = 1;
        #10 \text{ rst} = 0;
        #10 \text{ rst} = 1;
        $readmemh("input.txt", input_file);
        $readmemh("output.txt", output_file);
        for (i = 0; i < 100; i = i + 1) begin
            x = input_file[i];
            #10;
            if (y !== output_file[i]) $display("Mismatch at index %d: expected %h,
got %h", i, output_file[i], y);
        end
        $stop;
    end
endmodule
```

#### Wave in the test cases



## How to Run

## 1. MATLAB:

• Run the MATLAB script dsp\_filter.m to validate the filter functionality and generate test data.

## 2. Simulink and HDL Coder:

• Open fiter\_model.slx in Simulink and use HDL Coder to generate RTL.

## 3. Verilog:

• Use any HDL simulator to run DSP\_Filter\_tb.v, ensuring the input.txt and output.txt are in the same directory.

## Conclusion

The MATLAB generated RTL is resource-efficient but slightly less accurate, while the hand-coded RTL offers greater accuracy with increased resource usage. Depending on the application requirements, either approach can be utilized effectively.