
# **AHB Master Project Documentation**

### Table of Contents

- 1. About the protocol
- 2. Supported and Unsupported Features
- 3. Hardware Architecture and FSMs State Diagram
- 4. HDL Coding
- 5. Testing (Test Cases and Testbenches)
- 6. Signal Descriptions
- 7. Downloading & Runing the Simulation

## About the protocol

- AMBA AHB-Lite addresses the requirements of high-performance synthesizable designs.
- It is a bus interface that supports a single bus master and provides high-bandwidth operation.



## Supported and Unsupported Features

### Supported Features:

- Implements AHB-Lite Master functionality, capable of generating both read and write transactions.
- Supports burst modes of operation:
  - o INCR: Incremental bursts where addresses increase sequentially.
  - o SINGLE: Single data transfer.
- Data widths of 32 bits supported.
- State transitions for different types of transactions (IDLE, NONSEQ, SEQ, and BUSY) are implemented.

#### **Unsupported Features:**

- Advanced burst types such as WRAP are not supported in this module.
- No support for split, retry, or error handling mechanisms.
- Only HSIZE values supporting 4-byte transfers (word size) are implemented.

Does not support multi-layer AHB implementations.

## Hardware Architecture and FSMs State Diagram

#### Hardware Architecture:

The AHB Master consists of:

- **Control Unit**: FSM responsible for controlling the transaction phases.
- Data Path: Handles the transfer of data between the master and the slave.
- Burst Controller: Manages bursts, ensuring correct sequence of address increments for burst transfers.
- **CPU Interface**: Connects the master with an external CPU, providing instruction and control information.

#### FSM State Diagram:

#### 1. IDLE State (HTRANS = 2'b00):

 Default state where no transfers are taking place. The master waits for work from the CPU interface.

#### 2. NONSEQ State (HTRANS = 2'b10):

• Non-sequential address phase, indicating a new transfer request has started.


#### 3. **SEQ State (HTRANS = 2'b11)**:

• Sequential state, where burst transfers take place in sequence without gaps in the address space.

#### 4. BUSY State (HTRANS = 2'b01):

• When the master cannot continue transferring but needs to keep the bus occupied.

The FSM transitions based on the availability of work, HREADY signal, and burst conditions.



## **HDL** Coding

The module is written in Verilog HDL, implementing AHB Master logic as per the AHB-Lite protocol.

### **Key RTL Components:**

- HTRANS Generation: The FSM drives the HTRANS signal based on transaction phases.
- Data Path: Handles input/output data from the CPU and writes/reads to/from the AHB slave.

### **Code Snippet:**

```
always @(posedge HCLK or negedge HRESETn) begin
    if (!HRESETn)
    begin
        HTRANS <= IDLE;
    end
    else
    begin
        case (HTRANS)
             IDLE:begin
                 if (HREADY && work) begin
                     HTRANS <= NONSEQ;
                     burst_counter <= 0;</pre>
                 end
            end
            BUSY:begin
                 if (HREADY && work) begin
                     HTRANS <= SEQ;
                 end
            end
            NONSEQ:begin
                 if (HREADY) begin
                     if (!work)
                     HTRANS <= BUSY;
                     else if (HBURST) begin
                         // slave will increment the adress " HADDR <= HADDR + (4
<< HSIZE); "
                         burst_counter <= burst_counter + 1;</pre>
                         HTRANS <= SEQ;
                     end else begin
                         HTRANS <= IDLE;
                     end
                 end
             end
            SEQ:begin
                 if (HREADY) begin
                         // slave will increment the adress " HADDR <= HADDR + (4
<< HSIZE); "
                         burst_counter <= burst_counter + 1;</pre>
                     if (!work)
                     HTRANS <= BUSY;
                     else if (burst_counter < HBURST)</pre>
                         HTRANS <= SEQ;
                         else begin
                         HTRANS <= IDLE;
                     end
                 end
             default:HTRANS <= IDLE;</pre>
```

```
endcase
end
end
```

## Testing (Test Cases and Testbenches)

The AHB\_Master\_tb testbench is designed to verify the functionality of the AHB\_Master module by simulating various AHB-Lite transactions. This includes both read and write operations, handling of burst transfers, and appropriate state transitions within the finite state machine (FSM).

## **Testbench Description**

The testbench instantiates the AHB\_Master module and drives its inputs to simulate different operational scenarios. It checks the outputs and internal state transitions to ensure that the AHB\_Master behaves as expected under various conditions.

#### **Procedure:**

- Apply a reset (HRESETn = 0) and then release it (HRESETn = 1).
- Check the initial state of HTRANS and other control signals.

#### **Expected Result:**

- HTRANS should be set to IDLE (2'b00).
- 2. Write Transaction (Incrementing Burst)

#### **Objective:**

Test the write operation in an incrementing burst mode.

#### **Procedure:**

- Set cpu\_inst to initiate a write to address 0xAAAAAAA with data 0x000000000.
- Configure cpu\_cont for a 4-byte incrementing burst (HBURST = INCR), size 4-byte (HSIZE = 3'b010), and set HWRITE high.
- Assert HREADY and observe state transitions.

#### **Expected Results:**

- HTRANS should transition from IDLE to NONSEQ (2'b10), and then to SEQ (2'b11) for the burst continuation
- The address should increment correctly for each beat of the burst.
- 3. Handling Slave Busy Signal

#### **Objective:**

Verify that the FSM correctly handles a busy slave by waiting on HREADY.

#### **Procedure:**

- During a burst write, set HREADY = 0 to simulate a busy slave.
- Observe the behavior of HTRANS and ensure it waits properly.

#### **Expected Results:**

- HTRANS should not advance to the next state while HREADY = 0.
- Once HREADY returns to 1, the FSM should continue to SEQ state as expected.

### 4. Read Transaction (Single Transfer)

#### **Objective:**

Verify a read operation with a single transfer type.

#### **Procedure:**

- Set cpu\_inst to address 0xBBBBBBBB with no data (read operation).
- Configure cpu\_cont for a single read transfer (HBURST = SINGLE) and set HWRITE low.
- Simulate valid read data from the slave on HRDATA.

#### **Expected Results:**

- HTRANS should transition to NONSEQ (2'b10) for the read operation.
- The correct data should be captured when HREADY = 1.

#### All cases were successful

```
VSIM 21> run

# NONSEQ transaction started at time 30


# SEQ transaction continued at time 70

# NONSEQ Read transaction started at time 90

# Transaction ended successfully at time 110

# Break in Module AHB_Master_tb at C:/Users/most'fa/Desktop/ADI/ASS/AMBA 3 AHB-Lite/AHB_Master_tb.v line 98
```

#### **Wave Form**




## Signal Descriptions

Signal Name	Width	Direction	Description
HCLK	1	Input	Clock signal for the module.
HRESETn	1	Input	Active-low reset signal to initialize the module.
HADDR	32	Output	Address of the transaction being initiated by the master.
HBURST	3	Output	Burst type of the transaction (SINGLE, INCR, WRAP).

Signal Name	Width	Direction	Description
HSIZE	3	Output	Indicates the size of the data being transferred.
HTRANS	2	Output	Indicates the type of transfer (IDLE, BUSY, NONSEQ, SEQ).
HWDATA	32	Output	Data to be written to the slave during a write transaction.
HWRITE	1	Output	Indicates whether the current transfer is a write (1) or read (0).
HRDATA	32	Input	Data read from the slave during a read transaction.
HREADY	1	Input	Indicates whether the slave is ready to proceed with the transaction.
HRESP	1	Input	Indicates an error (1) or OK (0) response from the slave.
cpu_inst	64	Input	Contains the instruction from the CPU (address and data).
cpu_cont	8	Input	Control signals from the CPU (size, burst, work).

#### **Detailed Descriptions:**

- HCLK: The main clock signal that drives the timing of the AHB Master module.
- **HRESETn**: An active-low reset signal that initializes or resets the state of the AHB Master module.
- HADDR: Carries the memory address for read/write transactions initiated by the master.
- **HBURST**: Specifies the type of burst transaction, such as single, incremental (INCR), or wrapped (WRAP).
- **HSIZE**: Indicates the size of the data for the current transaction (e.g., 4 bytes for 32-bit data).
- **HTRANS**: Defines the type of transfer, including IDLE, BUSY, NON-SEQ (non-sequential), and SEQ (sequential).
- **HWDATA**: The data to be written to the slave during write transactions.
- **HWRITE**: Signals whether the current operation is a write (1) or a read (0).
- **HRDATA**: The data read from the slave during read transactions.
- **HREADY**: Indicates if the slave is ready to accept the next transaction or is still processing the current one.
- HRESP: Provides feedback from the slave, where 1 indicates an error and 0 indicates success.
- **cpu\_inst**: Contains both the address (upper 32 bits) and data (lower 32 bits) from the CPU for the current operation.
- **cpu\_cont**: Control signals from the CPU that include burst size, data size, and the direction of the transfer (read or write).



## Downloading & Runing the Simulation

### Downloading the Repository

To download the testbench and associated files, follow these steps:

1. Clone the repository from GitHub:

```
git clone https://github.com/mgma10/ahb_master_project.git
```

2. Navigate to the project directory:

```
cd ahb_master_project
```

### Running the Simulation

The simulation can be run using the run.do script provided in the repository. This script automates the compilation and simulation process.

- 1. Open your simulation tool (e.g., ModelSim).
- 2. Load the run.do script:

#### bash

#### do run.do

3. The script will compile the testbench and run the simulation. You can view the results in the waveform window.