



GTU  
Electronics Engineering

ELEC 331  
Electronic Circuits 2

Fall Semester

**Instructor:** Assist. Prof. Önder Şuvak

HW 1  
Questions

Updated October 20, 2017 - 13:33

**Assigned:**

**Due:**

**Answers Out:**


**Late Due:**

# Contents

<b>Title Page</b>	<b>1</b>
<b>Contents</b>	<b>1</b>
<b>Question 1</b>	<b>2</b>
Question . . . . .	2
<b>Question 2</b>	<b>3</b>
Question . . . . .	3
<b>Question 3</b>	<b>4</b>
Question . . . . .	4
<b>Question 4</b>	<b>5</b>
Question . . . . .	5
<b>Question 5</b>	<b>6</b>
Question . . . . .	6
<b>Question 6</b>	<b>7</b>
Question . . . . .	7

**BJT Cascode Active Load**

11. Determine the output impedance of each circuit shown in Fig. 9.46. Assume  $\beta \gg 1$ . Explain which ones are considered cascode stages.



**Necessary Knowledge and Skills:** Output impedance calculation, BJT cascode stage properties, relatively high impedance

### Active-Loaded MOS Amplifier

68. The common-gate stage of Fig. 9.83 employs the current source  $M_3$  as the load to achieve




Figure 9.83


a high voltage gain. For simplicity, neglect channel-length modulation in  $M_1$ . Assuming  $(W/L)_3 = 40/0.18$ ,  $\lambda_n = 0.1 \text{ V}^{-1}$ , and  $\lambda_p = 0.2 \text{ V}^{-1}$ , design the circuit for a voltage gain of 20, an input impedance of  $50 \Omega$ , and a power budget of 13 mW. (You may not need all of the power budget.)

**Necessary Knowledge and Skills:** Current mirrors, DC bias computation, common-gate amplifier design, voltage gain and input impedance computations, power budget considerations

### MOS Widlar Current Source

- 9.6** The Widlar current source shown in Fig. P9.6 has  $I_{\text{ref}} = 50 \mu\text{A}$ ,  $R = 2 \text{ k}\Omega$ , and  $V_{\text{DD}} = 12 \text{ V}$ . The MOS parameters are  $K_n = 100 \mu\text{A}/\text{V}^2$ ,  $V_t = 1 \text{ V}$ ,  $|V_M| = 100 \text{ V}$ , and  $(W/L)_1 = (W/L)_2 = 20$ . Determine (a) the output current  $I_o$ , (b) the output resistance  $r_{o2}$ , and (c) the value of  $R_{\text{ref}}$ .

**FIGURE P9.6**




**Necessary Knowledge and Skills:** Widlar current source, DC bias computation, small-signal model and approximations, output impedance calculation

### BJT Current Mirrors

- 9.26** The multiple transistors of the current source in Fig. P9.26 have  $\beta_F = 150$ ,  $R_1 = 10 \text{ k}\Omega$ ,  $V_{CC} = 15 \text{ V}$ , and  $V_A = 100 \text{ V}$ . The B-E voltages are equal,  $V_{BE} = 0.7 \text{ V}$ . Calculate (a) the output current  $I_O$ , (b) the output resistance  $R_O$ , (c) Thevenin's equivalent voltage  $V_{Th}$ , and (d) the collector current ratio if  $V_{CE2} = 15 \text{ V}$ .

**FIGURE P9.26**




**Necessary Knowledge and Skills:** Current Mirrors, small signal equiv. of BJT, output impedance computation, current assembly, Early voltage and its graphical interpretation

### Wilson Current Source

- 9.31** For the Wilson current source in Fig. P9.31, determine the output current  $I_O$  and the output resistance  $R_O$ . Assume  $V_{CC} = 20$  V,  $V_{BE} = 0.7$  V,  $V_T = 26$  mV,  $V_A = 150$  V, and  $\beta_F = 150$ .

**FIGURE P9.31**




**Necessary Knowledge and Skills:** Wilson current source analysis, BJT large and small signal analysis, output impedance computation

### Current Source Sensitivity

**9.34** Determine the sensitivity  $S$  of output current  $I_O$  to supply voltage  $V_{CC}$  for the circuit in Fig. P9.34.  $S$  is defined as

$$S = \frac{V_{CC}/I_O}{\delta I_O / \delta V_{CC}}$$

**FIGURE P9.34**



**Necessary Knowledge and Skills:** Sensitivity analysis, BJT current source/reference, BJT large and small signal analysis,



