



**GYTE**  
**Electronics Engineering**

**ELEC 331**  
**Electronic Circuits 2**

**Fall 2014**

**Instructor:** Assist. Prof. Önder Şuvak

**HW 12**  
**Questions and Answers**

Updated December 29, 2014 - 16:44

**Assigned:** 20141216

**Due:** 20141229

**Answers Out:** 20141230

**Late Due:** 20150105

# Contents

<b>Title Page</b>	<b>1</b>
<b>Contents</b>	<b>1</b>
<b>Question 1</b>	<b>2</b>
Question . . . . .	2
Solution . . . . .	3
<b>Question 2</b>	<b>8</b>
Question . . . . .	8
Solution . . . . .	10

### Slew Rate of OpAmps

Derive an expression for the slew rate of an OpAmp, considering that an OpAmp consists of a differential amplifier stage followed by a gain stage. What is the relation between the high-frequency cut-off and the slew rate? Is there a trade-off between the slew rate and the phase/gain margins of a compensated and stable OpAmp? Could you use a compensated OpAmp as a comparator, whose responses are expected to be almost instantaneous to step inputs?

**Notes:** None.



**Additional Tasks:** None.

**Necessary Knowledge and Skills:** OpAmps and cascaded stages, compensation and phase/gain margins, stability, slew rate, high-frequency cut-off, trade-offs.

⇒ Review/Excerpt from Motik 9.6


New Rate  
of  
Op Amps

An OpAmp could be modeled as cascaded stages of ~~the~~ Amplifiers.



Miller capacitance  
(due to  $C_c$  and the  
gain across the nodes of  $v_t$ )

Maximum value of  $v_t$  into the second stage is  $I_o$



$I_o$  can be observed  
to be the tail current  
in differential  
amplifier stages.

Voltage gain of the transresistance  
amplifier stage is  $\Rightarrow -G_m R_o$

slew rate  
of OpAmps

Then by the Miller effect:

$$C_m = C_c [1 - (-G_m R_o)]$$

$$= C_c [1 + G_m R_o]$$

By the OCTC method the high-frequency cut-off  $\omega_H$   
of the opamp is approximately

$$\omega_H \approx \frac{1}{R_{eq} C_m} \quad (C_m \text{ computed as above})$$

Refer to (\*\*). KCL eqn:

$$C_m \frac{dv_{in}}{dt} + \frac{v_{in}}{R_{in}} - I_o = 0$$

Note that  $I_o \gg \frac{v_{in}}{R_{in}}$

Then

$$C_m \frac{dv_{in}}{dt} \approx I_o$$

Note also that  $v_o \approx v_x$  (because of the  
power amplifier)

Scanned by CamScanner (2)

Define Slew rate as

Slew rate  
of opamps

$$\text{Slew Rate} = \left| \frac{dv_o}{dt} \right|$$

when  $\hat{v}_i$  is  $\max(\hat{v}_i \approx I_o)$  due to a large step input at  $v_i$  (the differential stage).

Also assume that  $C_c$  is initially unchanged.

Then

$$\begin{aligned} \text{Slew Rate} &= \left| \frac{dv_o}{dt} \right| \approx \left| \frac{dv_x}{dt} \right| \\ &= \left| \frac{dv_x}{dv_i} \right| \left| \frac{dv_i}{dt} \right| \\ &= G_m R_o \left| \frac{dv_i}{dt} \right| \\ &= G_m R_o \frac{I_o}{C_m} \\ &= G_m R_o \frac{I_o}{C_c (1 + G_m R_o)} \\ &\approx \frac{I_o}{C_c} \end{aligned}$$

$$R_{\text{eq}} \quad w_H = \frac{1}{R_{\text{eq}} C_m} = \frac{1}{R_{\text{eq}} C_c (1 + G_m R_o)}$$

Slew  
rate  
of opamps

$$\text{Then } \frac{1}{C_c} = w_H R_{\text{eq}} (1 + G_m R_o)$$

$$\approx w_H R_{\text{eq}} R_o G_m$$

$$\text{Slew rate} \approx \frac{I_o}{C_c} = I_o w_H R_{\text{eq}} R_o G_m$$

Note that the slew rate is inversely proportional to  $C_c$  and proportional to  $w_H$ .

—————

$C_c$  is a compensation capacitance.

If  $C_c$  is increased, the phase and gain margins will illustrate that the op amp will move away from instability, but  $w_H$  (the bandwidth) will decrease.

The ideal value of the slew rate is infinity ( $\infty$ ).

This shows that  $C_c \rightarrow 0$  for S.R.  $\rightarrow \infty$ .

But then the compensation is lost.



In all,  $C_c$  <sup>the increase in</sup> will cut the bandwidth, will make the op amp more stable, but then the slew rate will decrease.

There is a trade-off between the slew rate and the compensation.

Scanned by CamScanner (4)

Due to the slew rate, the opamp will not respond instantaneously to a large step input.

Slew rate of opamps






## Basic CMOS OpAmp

Sedra 9.2

**9.2** The CMOS op amp of Fig. 9.1 is fabricated in a process for which  $V'_{An} = 25 \text{ V}/\mu\text{m}$  and  $|V'_{Ap}| = 20 \text{ V}/\mu\text{m}$ . Find  $A_1$ ,  $A_2$ , and  $A_v$  if all devices are  $0.8\text{-}\mu\text{m}$  long and are operated at equal overdrive voltages of  $0.25\text{-V}$  magnitude. Also, determine the op-amp output resistance obtained when the second stage is biased at  $0.4 \text{ mA}$ . What do you expect the output resistance of a unity-gain voltage amplifier to be, using this op amp?



**FIGURE 9.1** The basic two-stage CMOS op-amp configuration.

**Basic CMOS OpAmp****Sedra 9.2**

**Notes:**  $A_1$  is the differential amplifier gain,  $A_2$  is the common source gain.  $A_v$  is their product. Also ignore the load of the feedback network on the forward amplifier when designing the unity-gain amplifier (which is a feedback amplifier) with this OpAmp.

**Additional Tasks:** How would you design the sizing of the transistors so that DC output offset is minimized? See Section 7.7.1 of Sedra and Smith.

**Necessary Knowledge and Skills:** Basic CMOS amplifier, design of transistor sizes, systematic DC output offset minimization, gain computation, differential amplifier, CS amplifier, feedback amplifiers, improvement factors.

Sadra  
9.2



$\Rightarrow V_{D4}$  in DC bias almost the same as  $V_{D3}$ .

$$\Rightarrow \text{similarly } I_{D7} = \frac{(W/L)_7}{(W/L)_5} I_{D5} = \frac{(W/L)_7}{(W/L)_5} I$$

$\Rightarrow$  a deviation in  $I_{D7}$  with respect to  $I_{D6}$   
 will cause a deviation in  $V_{D6}$  (the output DC value)  
 $\Rightarrow$  to cancel the <sup>undesired</sup> deviation in  $V_{D6} \Rightarrow$  set  $I_{D7} = I_{D6}$

$$\Rightarrow I_{D6} = I_{D7}$$

Sedra  
9.2  
contin.

$$\frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_4} \frac{I}{2} = \frac{\left(\frac{W}{L}\right)_7}{\left(\frac{W}{L}\right)_5} I$$

$$\frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_4} = 2 \frac{\left(\frac{W}{L}\right)_7}{\left(\frac{W}{L}\right)_5} \quad \text{to cancel systematic output DC offset}$$

In the question,

$$I_{D1} = \frac{0.4 \text{ mA}}{2} = 0.2 \text{ mA}$$

$$I_{D4} = I_{D1}$$

$$I_{D6} = I_{D7} = 0.4 \text{ mA}$$

true  
considering

$$I_{D5} = I_{D7}$$

$$g_{m1} = \frac{2I_{D1}}{V_{GS1} - V_{th,p}} = \frac{2I_{D1}}{V_{ov}} = \frac{2 \cdot 0.2 \text{ mA}}{0.25 \text{ V}} = 1.6 \text{ mS}$$

$$g_{m6} = \frac{2I_{D6}}{V_{GS,6} - V_{th,n}} = \frac{2(0.4 \text{ mA})}{0.25 \text{ V}} = 3.2 \text{ mS}$$

$$r_{op} = \frac{V_{A,p}}{I_D} \Rightarrow r_{o2} = \frac{V_{A,p}}{0.2 \text{ mA}}$$

for PMOS transistors

$$r_{o4} = \frac{V_{A,n}}{0.2 \text{ mA}}$$

(Note that  $V_{A,n}$ ,  $V_{A,p}$  are per length  $L$ )

Scanned by CamScanner

$$r_{o6} = \frac{V_{A,n}}{0.4 \text{ mA}}$$

Sedra  
9.2  
contin.

$$r_{o7} = \frac{V_{A,p}}{0.4 \text{ mA}}$$

$$V_{A,n} = V'_{A,n} \cdot L = 25 \text{ V}/\mu\text{m} \cdot 0.8 \mu\text{m} = 20 \text{ V}$$

$$V_{A,p} = V'_{A,p} \cdot L = 20 \text{ V}/\mu\text{m} \cdot 0.8 \mu\text{m} = 16 \text{ V}$$

$$r_{o2} = \frac{16 \text{ V}}{0.2 \text{ mA}} = 80 \text{ K}$$

$$r_{o6} = \frac{20 \text{ V}}{0.4 \text{ mA}} = 50 \text{ K}$$

$$r_{o4} = \frac{20 \text{ V}}{0.2 \text{ mA}} = 100 \text{ K}$$

$$r_{o7} = \frac{16 \text{ V}}{0.4 \text{ mA}} = 40 \text{ K}$$

The voltage gain  $A = A_1 A_2$   
diff stage      CS stage

$$= \left[ -g_{m1} (r_{o2} \parallel r_{o4}) \right] \left[ -g_{m6} (r_{o6} \parallel r_{o7}) \right]$$

Compute the numerical values.

unity gain amplifierSedra 9.2  
contin.

$$1 = \frac{A}{1 + A\beta} \Rightarrow A \text{ is known.}$$

compute  $(1 + A\beta)$ , the improvement factor.

$$R_{out} \text{ of the opamp} = r_{o6} // r_{o7}$$

$$R_{out, f} \text{ of the unity gain ampli} = \frac{r_{o6} // r_{o7}}{1 + A\beta} \Rightarrow \text{compute numerical values}$$

