

Air University (Final-Term Examination: Spring 2024)

Subject:

Digital Logic Design

Course Code:

EE-123 BS-CYS

Class: Semester:

II

Section:

A & B

HoD Signatures:

Total Marks:

100

Date: 8

8th June, 2024

Time:

13:30-16:30

Duration:

2 Hours

FM Name:

Dr. Bahman R. Alyaei

FM Signatures:

Note:

· This is closed book exam, All questions must be attempted.

· This examination carries 45% weight towards the final grade.

· Calculators are not allowed

| | Q. No. 1 (CLO 3) | 有有国人 | Sales Hard Services | 25 Marks |
|---|--|--------------|---------------------|----------|
| a | For the following Boolean expressions Draw the logic circuit diagram using appropriate logic gates: 1) $X = A(BC)$. 2) $Y = (A + B)C$. | | | 10 |
| b | Apply the rules of Boolean Algebra to Evaluate the standard POS expression for the following digital system. $Z = (A + B + \bar{C})(A + C)$ | | | 5 |
| c | Apply the method of Numerical Expansion to generate the Standard SOP form of the following Boolen Expression. $M = \bar{A} + A\bar{B} + ABC$ | | | 5 |
| d | Using rules of Boolean Algebra, Express the equation of the following digital system in minimum form. $N = A + AB + \overline{(A + AB)}C$ | | | 5 |
| | Q. No. 2 (CLO 3) | 100 | 新兴、和北海 | 30 Mark |
| | For the truth table shown, Evaluate the following: (i) The standard SOP expression of the output variable. (ii) The standard POS expression of the output variable. (iii) The simplified SOP expression of the output variable using K-Map. | Inputs A B C | Output X | |
| | | 000 | 1 | |
| | | 0 0 1 | × | |
| | | 0 1 0 | 0 | |
| а | | 0 1 1 | 1 | 5+5+10 |
| | | 100 | 1 | |
| | | 1 0 1 | x | |
| | | 1 1 0 | 0 | |
| | | 111 | 1 | |
| b | For the non-standard Boolean expression given below, Generate the truth table. $X = \bar{A} + AB$ | | | 10 |

| | Q. No. 3 (CLO 4) | 25 Marks |
|------------|--|----------|
| a | Using the method of Truth Table and word comparison (not bit by bit method), Design the two bit word comparator that produces the following output: 1) Equal. 2) Greater than or equal. 3) Less than or equal. Note: Strict greater and less is not required. | |
| TEST | Q. No. 4 (CLO 4) | 10 Marks |
| a | Design the following digital systems using block level design method. 1) Four bit adder using the blocks Full-Adder. 2) Four bit Multiplier using blocks of 4-bit adders and necessary logic gates. | 5+5 |
| TO SERVICE | Q. No. 5 (CLO 4) | 10 Marks |
| а | Design the following digital systems using appropriate MUX blocks. 1) Using appropriate Multiplexer (MUX) block, design the following digital system. Y = A2A1A0 + A2A1A0 + A2A1A0 2) Using 8 × 1 MUX with Enable (EN) input and necessary logic gates, implement 16 × 1 MUX. | |