SimpleScalar Tutorial

(for tool set release 2.0)

Todd Austin SimpleScalar LLC Ann Arbor, MI info@simplescalar.com Doug Burger Computer Sciences Department University of Wisconsin-Madison dburger@cs.wisc.edu

Tutorial Overview

- Overview and basics
- Using the tool suite
- How to use sim-outorder
- How to build your own simulators
- How to modify the ISA
- How to use the memory extensions
- SimpleScalar limitations and caveats
- Wrapup

Motivation for tutorial


- Free for academic non-commercial use
 - Commercial restrictions apply
- Promote the tools
- Facilitate building a user community
 - Lots of exciting things happening
- Underscore limitations

The SimpleScalar Tool Set

- computer architecture research test bed
 - □ compilers, assembler, linker, libraries, and simulators
 - □ targeted to the virtual SimpleScalar PISA architecture
 - □ hosted on most any Unix-like machine
- developed during Austin's dissertation work at UW-Madison
 - \Box third generation simulation tool (Sohi \rightarrow Franklin \rightarrow SimpleScalar)
 - □ in development since '94
 - □ first public release (1.0) in July '96
 - □ second public release (2.0) testing completed in January '97
- available with source and docs from SimpleScalar LLC

```
http://www.simplescalar.com
```

SimpleScalar Tool Set Overview



- compiler chain is GNU tools ported to SimpleScalar
- Fortran codes are compiled with AT&T's f2c
- libraries are GLIBC ported to SimpleScalar

Advantages of SimpleScalar

- Extensible
 - source for compiler, libraries, simulators
 - user-extensible instruction format
- Portable
 - runs on NT and most UNIX platforms
 - target can support multiple ISAs
- Detailed
 - Interfaces support simulators of arbitrary detail
 - Multiple simulators included with distribution
- Fast (millions of instructions per second)

Goal - large-scale research infrastructure


- Create large user base
 - Makes extensions available to all
- Software simulators now are ad hoc
 - Common reference platform
 - Reproducible results
 - Reduces research overhead
 - Whole community benefits

Upcoming in SimpleScalar

- Major release (3.0) in spring/summer
 - Memory extensions
 - Multiprocessor simulator
 - Value prediction/trace caches?
- More instruction sets
- Kernel extensions (Linux?)


A Computer Architecture Simulator Primer

- What is an architectural simulator?
 - □ tool that reproduces the behavior of a computing device




- Why use a simulator?
 - □ leverage faster, more flexible S/W development cycle
 - permits more design space exploration
 - □ facilitates validation before H/W becomes available
 - □ level of abstraction can be throttled to design task
 - possible to increase/improve system instrumentation

A Taxonomy of Simulation Tools



• shaded tools are part of SimpleScalar


Functional vs. Performance Simulators



- functional simulators implement the architecture
 - □ the architecture is what programmer's see
- performance simulators implement the microarchitecture
 - □ model system internals (microarchitecture)
 - □ often concerned with time

Execution- vs. Trace-driven Simulation

• trace-based simulation:



- reads a "trace" of insts saved from previous execution
- easiest to implement, no functional component needed
- no feedback into trace (e.g. mis-speculation)
- execution-driven simulation:



- simulator "runs" the program, generating stream dynamically
- more difficult to implement, many advantages
- direct execution: instrumented program runs on host

Functional vs. performance simulators

- Functional simulators implement the architecture
 - Perform the actual execution
 - Implement what programmers see
- Performance (or timing) simulators implement the microarch.
 - Model system resources/internals
 - Measure time
 - Implement what programmers do not see

Instruction schedulers vs. cycle timers

- constraint-based instruction schedulers
 - simulator schedules instructions based on resource availability
 - instructions processed one at a time, in order
 - simpler to implement/modify, generally less detailed
- cycle-timer simulators
 - simulator tracks microarch. state each cycle
 - many instructions in various stages at any time
 - simulator state == microarch. state
 - good for detailed microarchitecture simulation

Tool set history/acknowledgments

- Sohi's CSim begat Franklin's MSim begat SimpleScalar
 - Written by Todd Austin
 - First public release in July '96, with Doug Burger
- Other contributors:
 - Kevin Skadron (branch prediction extensions)
 - Alain Kägi (early work on memory extensions)
 - Many others for bug fixes and suggestions
- Thanks to industrial and government funding sources

SimpleScalar resources

- Public release (2.0 and back) available from SimpleScalar LLC
 - http://www.simplescalar.com
- Technical report:
 - The SimpleScalar Tool Set, Version 2.0
 - UW-Madison Tech report #1342, July, 1997.
- SimpleScalar mailing list
 - e-mail info@simplescalar.com
 - message body contains "subscribe simplescalar"
- If all else fails, mail the maintainers (info@simplescalar.com)


Goals for today

- Good high-level overview for new participants
- Details for more experienced participants
- Enumerate limitations of tools
- Answer questions ask any time!
- FEEDBACK how can we improve the tools and support?

Tutorial Overview

- Overview and basics
- Using the tool suite
- How to use sim-outorder
- How to build your own simulators
- How to modify the ISA
- How to use the memory extensions
- SimpleScalar limitations and caveats
- Wrapup

SimpleScalar tool set overview



- Compiler chain is GNU tools ported to SS ISA
- Fortran codes are converted with AT&T f2c
- libraries are CLIBC ported to SimpleScalar

Getting up and running

- Simulators only
 - prebuilt binaries (SPEC95 and test)
 - prebuilt libraries
- Test benchmarks
 - compile SS gcc, binutils
- New ISA
 - modify ss.def
 - alter gcc, binutils

Sample commands

- running a simulator:
 sim-outorder [simulator opts] benchmark_name [bench opts]
- compiling a C program: ssbig-na-sstrix-gcc -g -O -o foo foo.c -lm
- compiling a Fortran program: ssbig-na-sstrix-f77 -g -O -o foo foo.f -lm
- compiling an SS assembly program: ssbig-na-sstrix-gcc -g -O -o foo.s -lm
- disassembling a program: ssbig-na-sstrix-objdump -x -d -l foo
- building a library: ssbig-na-sstrix-{ar,ranlib}


Global simulator options

• supported on all simulators:

```
    -h - print simulator help message
    -d - enable debug message
    -i - start up in DLite! debugger
    -q - quit immediately (use with -dumpconfig)
    -config <file>- read config parameters from <file>
    -dumpconfig <file> - save config params into <file>
```


• Comments allowed in configuration files ('#')

Simulator structure



- Most of performance core is optional
- Most projects will enhance "simulator core"

The Zen of Simulator Design




Performance: speeds design cycle

Flexibility: maximizes design scope

Detail: minimizes risk

- design goals will drive which aspects are optimized
- the SimpleScalar Tool Set
 - optimizes performance and flexibility
 - □ in addition, provides portability and varied detail

Simulation Suite Overview



Tutorial Overview

- Overview and Basics
- How to Use the SimpleScalar Architecture and Simulators
 - □ Installation
 - □ User's Guide
 - □ SimpleScalar Architecture Overview
 - □ SimpleScalar Simulator S/W Overview
 - □ A Minimal SimpleScalar Simulator (sim-safe.c)
- How to Use SIM-OUTORDER
- How to Build Your Own Simulators
- How to Modify the ISA

•

Installation Notes

- follow the installation directions in the tech report, and **DON'T PANIC!!!!**
- avoid building GLIBC
 - □ it's a non-trivial process
 - □ use the big- and little-endian, pre-compiled libraries
- can grab SPEC95 binary release in lieu of compilers
- if you have problems, send e-mail to developers or the SimpleScalar mailing list: simplescalar@simplescalar.com
 - □ please e-mail install fixes to: info@simplescalar.com
- x86 port has limited functionality, portability
 - □ currently not supported
 - □ only works on big-endian SPARCs

Generating SimpleScalar Binaries

• compiling a C program, e.g.,

```
ssbig-na-sstrix-gcc -g -0 -o foo foo.c -lm
```

• compiling a Fortran program, e.g.,

```
ssbig-na-sstrix-f77 -g -0 -o foo foo.f -lm
```

• compiling a SimpleScalar assembly program, e.g.,

```
ssbig-na-sstrix-gcc -g -0 -o foo foo.s -lm
```

• running a program, e.g.,

```
sim-safe [-sim opts] program [-program opts]
```

• disassembling a program, e.g.,

```
ssbig-na-sstrix-objdump -x -d -l foo
```

• building a library, use:

```
ssbig-na-sstrix-{ar,ranlib}
```

Global Simulator Options

supported on all simulators:

```
    -h
    -d
    -i
    -q
    -print simulator help message
    -enable debug message
    -jt type debugger
    -quit immediately (use w/ -dumpconfig)
```

-config <file> - read config parameters from <file>

-dumpconfig <file> - save config parameters into <file>

• configuration files:

- □ to generate a configuration file:
 - specify non-default options on command line
 - □ and, include "-dumpconfig <file>" to generate configuration file
- □ comments allowed in configuration files, all after "#" ignored
- □ reload configuration files using "-config <file>"

The SimpleScalar Instruction Set

- clean and simple instruction set architecture:
 - □ MIPS/DLX + more addressing modes delay slots
- bi-endian instruction set definition
 - □ facilitates portability, build to match host endian
- 64-bit inst encoding facilitates instruction set research
 - □ 16-bit space for hints, new insts, and annotations
 - □ four operand instruction format, up to 256 registers

					<u>16-imm</u>	
	16-annote	16-opcode	8-ru	8-rt	8-rs	<u>8-rd</u>
63	48	32	24	16	8	3 0

SimpleScalar Instructions

Control:

j - jump

jal - jump and link

jr - jump register

jalr - jump and link register

beq - branch == 0

bne - branch != 0

blez - branch ≤ 0

bgtz - branch > 0

bltz - branch < 0

bgez - branch >= 0

bet - branch FCC TRUE

bcf - branch FCC FALSE

Load/Store:

lb - load byte

lbu - load byte unsigned

lh - load half (short)

lhu - load half (short) unsigned

lw - load word

dlw - load double word

l.s - load single-precision FP

1.d - load double-precision FP

sb - store byte

sbu - store byte unsigned

sh - store half (short)

shu - store half (short) unsigned

sw - store word

dsw - store double word

s.s - store single-precision FP

s.d - store double-precision FP

addressing modes:

(C)

(reg + C) (w/pre/post inc/dec)

(reg + reg) (w/ pre/post inc/dec)

Integer Arithmetic:

add - integer add

addu - integer add unsigned

sub - integer subtract

subu - integer subtract unsigned

mult - integer multiply

multu - integer multiply unsigned

div - integer divide

divu - integer divide unsigned

and - logical AND

or - logical OR

xor - logical XOR

nor - logical NOR

sll - shift left logical

srl - shift right logical

sra - shift right arithmetic

slt - set less than

sltu - set less than unsigned

SimpleScalar Instructions

Floating Point Arithmetic:

add.s - single-precision add

add.d - double-precision add

sub.s - single-precision subtract

sub.d - double-precision subtract

mult.s - single-precision multiply

mult.d - double-precision multiply

div.s - single-precision divide

div.d - double-precision divide

abs.s - single-precision absolute value

abs.d - double-precision absolute value

neg.s - single-precision negation

neg.d - double-precision negation

sqrt.s - single-precision square root

sqrt.d - double-precision square root

cvt - integer, single, double conversion

c.s - single-precision compare

c.d - double-precision compare


Miscellaneous:

nop - no operation


syscall - system call

break - declare program error

SimpleScalar Architected State



Simulator I/O




- a useful simulator must implement some form of I/O
 - □ I/O implemented via SYSCALL instruction
 - □ supports a subset of Ultrix system calls, proxied out to host
- basic algorithm (implemented in syscall.c):
 - □ decode system call
 - □ copy arguments (if any) into simulator memory
 - □ perform system call on host
 - □ copy results (if any) into simulated program memory

Simulator S/W Architecture

- interface programming style
 - □ all ".c" files have an accompanying ".h" file with same base
 - □ ".h" files define public interfaces "exported" by module
 - mostly stable, documented with comments, studying these files
 - □ ".c" files implement the exported interfaces
 - □ not as stable, study these if you need to hack the functionality
- simulator modules
 - □ sim-*.c files, each implements a complete simulator core
- reusable S/W components facilitate "rolling your own"
 - □ system components
 - □ simulation components
 - □ "really useful" components

Simulator S/W Architecture



- most of performance core is optional
- most projects will enhance on the "simulator core"

Source Roadmap - Simulator Modules

- sim-safe.c minimal functional simulator
- sim-fast.c faster (and twisted) version of sim-safe
- sim-eio.c EIO trace and checkpoint generator
- sim-profile.c profiling simulator
- sim-cache.c two-level cache simulator (no timing)
- sim-cheetah.c Cheetah single-pass multipleconfiguration cache simulator
- sim-bpred.c branch predictor simulator (no timing)
- sim-outorder.c detailed OoO issue performance simulator (with timing)

Source Roadmap - System Components

- dlite.[hc] DLite!, the lightweight debugger
- eio.[hc] external I/O tracing module
- loader.[hc] program loader
- memory.[hc] flat memory space module
- regs.[hc] register module
- ss.[hc] SimpleScalar ISA-dependent routines
- ss.def SimpleScalar ISA definition
- symbol.[hc] symbol table module
- syscall.[hc] proxy system call implementation

Source Roadmap - Simulation Components

- bpred.[hc] branch predictors
- cache.[hc] cache module
- eventq.[hc] event queue module
- libcheetah/ Cheetah cache simulator library
- ptrace.[hc] pipetrace module
- resources.[hc] resource manager module
- sim.h simulator main code interface definitions
- textprof.pl text segment profile view (Perl Script)
- pipeview.pl pipetrace view (Perl script)

Source Roadmap - "Really Useful" Modules

- eval.[hc] generic expression evaluator
- libexo/ EXO(-skeletal) persistent data structure library
- misc.[hc] everything miscellaneous
- options.[hc] options package
- range.[hc] range expression package
- stats.[hc] statistics package

Source Roadmap - Build Components

- Makefile top level make file
- tests/ standalone self-validating bi-endian test package
- endian.[hc] endian probes
- main.c main line code
- sysprobe.c system probe, used during build process
- version.h simulator release version information

Source Roadmap - Administrative

- ANNOUNCE latest release announcement
- CHANGELOG changes by release
- CONTRIBUTORS of source, fixes, docs, etc...
- COPYING SimpleScalar source license
 - □ all sources (C) 1994-1997 by Todd M. Austin
- FAQ frequently asked questions
 - □ please read before sending Q's to mailing list or developers
- PROJECTS various projects we're recruiting for
- README.* platform-dependent notes
- WARRANTY none, so don't sue us...
- contrib/ useful extensions (not yet installed)

Simulator Core Interfaces

```
/* register simulator-specific options */
void sim_reg_options(struct opt_odb_t *odb);
/* check simulator-specific option values */
void sim_check_options(struct opt_odb_t *odb, int argc, char **argv);
/* register simulator-specific statistics */
void sim req stats(struct stat sdb t *sdb);
/* initialize the simulator */
void sim init(void);
/* print simulator-specific configuration information */
void sim aux config(FILE *stream);
/* start simulation, program loaded, processor precise state initialized */
void sim main(void);
/* dump simulator-specific auxiliary simulator statistics */
void sim_aux_stats(FILE *stream);
/* un-initialize simulator-specific state */
void sim_uninit(void);
```

- called in this order (from main.c)
- defined in sim.h

```
/* track number of refs */
static SS COUNTER TYPE sim num insn = 0;
/* register simulator-specific options */
sim_reg_options(struct opt_odb_t *odb)
  opt_reg_header(odb,
            "sim-safe: This simulator implements a functional simulator. This\n"
            "functional simulator is the simplest, most user-friendly simulator in the \n"
            "simplescalar tool set. Unlike sim-fast, this functional simulator checks\n"
            "for all instruction errors, and the implementation is crafted for clarity\n"
            "rather than speed.\n"
                         );
/* check simulator-specific option values */
void
sim check options(struct opt odb t *odb, int argc, char **argv)
/* register simulator-specific statistics */
sim req stats(struct stat sdb t *sdb)
  stat reg counter(sdb, "sim num insn",
                           "total number of instructions executed",
                           &sim num insn, sim num insn, NULL);
```

```
/* initialize the simulator */
biov
sim init(void)
  sim num refs = 0;
  regs PC = ld prog entry;
  /* pre-decode all instructions (EIO files are pre-pre-decoded) */
  if (sim eio fd == NULL)
      SS ADDR TYPE addr;
      if (OP MAX > 255)
            fatal("cannot perform fast decoding, too many opcodes");
      debug("sim: decoding text segment...");
      for (addr=ld text base;
               addr < (ld_text_base+ld_text_size);</pre>
               addr += SS INST SIZE)
              SS_INST_TYPE inst = __UNCHK_MEM_ACCESS(SS_INST_TYPE, addr);
              inst.a = (inst.a & ~0xffff) | (unsigned int)SS OP ENUM(SS OPCODE(inst));
              __UNCHK_MEM_ACCESS(SS_INST_TYPE, addr) = inst;
```

```
* configure the execution engine
/* program counter accessors */
#define SET NPC(EXPR)
                                    (next PC = (EXPR))
#define CPC
                                    (regs PC)
/* general purpose registers */
#define GPR(N)
                                     (regs R[N])
#define SET GPR(N,EXPR)
                                    (regs R[N] = (EXPR))
/* floating point registers, L->word, F->single-prec, D->double-prec */
#define FPR L(N)
                                     (regs F.1[(N)])
#define SET FPR L(N,EXPR)
                                    (regs_F.l[(N)] = (EXPR))
#define FPR F(N)
                                     (regs F.f[(N)])
#define SET_FPR_F(N,EXPR)
                                     (regs F.f[(N)] = (EXPR))
#define FPR D(N)
                                     (regs F.d[(N) >> 1])
#define SET FPR D(N,EXPR)
                                     (regs F.d[(N) >> 1] = (EXPR))
/* miscellaneous register accessors */
#define SET HI(EXPR)
                                     (regs HI = (EXPR))
#define HI
                                     (regs HI)
#define SET LO(EXPR)
                                     (regs LO = (EXPR))
#define LO
                                     (regs LO)
#define FCC
                                     (regs FCC)
#define SET FCC(EXPR)
                                     (regs FCC = (EXPR))
```

```
/* precise architected memory state helper functions */
#define READ WORD(DST T, SRC T, SRC)
  ((unsigned int)((DST T)(SRC T)MEM READ WORD(addr = (SRC))))
#define READ HALF(DST T, SRC T, SRC)
  ((unsigned int)((DST T)(SRC T)MEM READ HALF(addr = (SRC))))
#define READ BYTE(DST T, SRC T, SRC)
  ((unsigned int)((DST T)(SRC T)MEM READ BYTE(addr = (SRC))))
/* precise architected memory state accessor macros */
#define READ WORD(SRC)
  READ WORD(unsigned int, unsigned int, (SRC))
#define READ UNSIGNED HALF(SRC)
  READ HALF(unsigned int, unsigned short, (SRC))
#define READ SIGNED HALF(SRC)
  ___READ_HALF(signed int, signed short, (SRC))
#define READ UNSIGNED BYTE(SRC)
  READ BYTE(unsigned int, unsigned char, (SRC))
#define READ SIGNED BYTE(SRC)
  READ BYTE(signed int, signed char, (SRC))
#define WRITE WORD(SRC, DST)
  (MEM WRITE WORD((DST), (unsigned int)(SRC)))
#define WRITE HALF(SRC, DST)
  (MEM WRITE HALF((DST), (unsigned short)(unsigned int)(SRC)))
#define WRITE BYTE(SRC, DST)
  (MEM WRITE BYTE((DST), (unsigned char)(unsigned int)(SRC)))
```

```
/* system call handler macro */
#define SYSCALL(INST)
    (sim_eio_fd != NULL
    ? eio_read_trace(sim_eio_fd, sim_num_insn, mem_access, INST)
    : ss_syscall(mem_access, INST))

/* instantiate the helper functions in the '.def' file */
#define DEFINST(OP,MSK,NAME,OPFORM,RES,CLASS,O1,O2,I1,I2,I3,EXPR)
#define DEFLINK(OP,MSK,NAME,MASK,SHIFT)
#define CONNECT(OP)
#define IMPL
#include "ss.def"
#undef DEFINST
#undef DEFILINK
#undef CONNECT
#undef IMPL
```


```
/* start simulation, program loaded, processor precise state initialized */
void sim main(void)
  SS INST TYPE inst; register SS ADDR TYPE next PC; enum ss opcode op;
  /* set up initial default next PC */
  next_PC = regs_PC + SS_INST_SIZE;
  while (TRUE)
      /* maintain $r0 semantics */
      regs R[0] = 0;
      /* keep an instruction count */
      sim num insn++;
      /* get the next instruction to execute */
      inst = __UNCHK_MEM_ACCESS(SS_INST_TYPE, regs_PC);
      /* decode the instruction */
      op = SS OPCODE(inst);
      /* execute instruction */
      switch (op) {
#define DEFINST(OP, MSK, NAME, OPFORM, RES, FLAGS, O1, O2, I1, I2, I3, EXPR)
      case OP: EXPR; break;
#define DEFLINK(OP, MSK, NAME, MASK, SHIFT)
      case OP: panic("attempted to execute a linking opcode");
#define CONNECT(OP)
#include "ss.def"
      default: panic("bogus opcode");
      /* go to the next instruction */
      regs PC = next PC; next PC += SS INST SIZE;
```

Tutorial Overview

- Overview and Basics
- Flow to Use the SimpleScalar Architecture and Simulators
- How to Use SIM-OUTORDER
 - □ H/W Architecture Overview
 - □ S/W Architecture Overview
 - □ A Walk Through the Pipeline
 - □ Advanced Features
 - □ Performance Optimizations
- How to Build Your Own Simulators
- How to Modify the ISA


• ...

SIM-OUTORDER: H/W Architecture




• implemented in sim-outorder.c and components

The Register Update Unit (RUU)



- RUU handles register synchronization/communication
 - unifies reorder buffer and reservation stations
 - managed as a circular queue
 - entries allocated at Dispatch, deallocated at Commit
 - □ out-of-order issue, when register and memory deps satisfied
 - memory dependencies resolved by load/store queue (LSQ)

The Load/Store Queue (LSQ)




- LSQ handles memory synchronization/communication
 - □ contains all loads and stores in program order
 - □ load/store primitives really, address calculation is separate op
 - effective address calculations reside in RUU (as ADD insts)
 - □ loads issue out-of-order, when memory deps known satisfied
 - □ load addr known, source data identified, no unknown store address

Main Simulation Loop

```
for (;;) {
    ruu_commit();
    ruu_writeback();
    lsq_refresh();
    ruu_issue();
    ruu_dispatch();
    ruu_fetch();
}
```


- main simulator loop is implemented in sim_main()
- walks pipeline from Commit to Fetch
 - □ backward pipeline traversal eliminates relaxation problems, e.g., provides correct inter-stage latch synchronization
- loop is exited via a longjmp() to main() when simulated program executes an exit() system call

Speculative Trace Generation




- SIM-OUTORDER is a *dynamic* trace-driven simulator
 - □ trace includes correct and misspeculated instructions
 - □ tracer controlled by timing model Dispatch and Writeback stages
 - Dispatch directs execution PCs, Writeback initiates recovery
 - □ implemented with same functional component as sim-safe
 - □ register/memory macro's redirected to speculative state buffers
 - committed state written to non-speculative state modules (i.e., memory.c and regs.c)
- permits separation of functional and performance cores
- suffers from imprecise data misspeculation modeling

Fetch Stage Implementation



- models machine fetch bandwidth
- implemented in ruu_fetch()
- inputs:
 - □ program counter
 - □ predictor state (see bpred.[hc])
 - □ misprediction detection from branch execution unit(s)
- outputs:
 - □ fetched instructions sent to instruction fetch queue (IFQ)

Fetch Stage Implementation




- procedure (once per cycle):
 - □ fetch instructions from one I-cache line, block until I-cache or I-TLB misses are resolved
 - □ queue fetched instructions to instruction fetch queue (IFQ)
 - □ probe branch predictor for cache line to access in next cycle

Dispatch Stage Implementation




- models machine decode, rename, RUU/LSQ allocation bandwidth, implements register renaming
- implemented in ruu_dispatch()
- inputs:
 - □ instructions from IFQ, from Fetch stage
 - □ RUU/LSQ occupancy
 - □ rename table (create_vector)
 - □ architected machine state (for execution)
- outputs:
 - □ updated RUU/LSQ, rename table, machine state

Dispatch Stage Implementation




- procedure (once per cycle):
 - □ fetch insts from IFQ
 - □ decode and execute instructions
 - permits early detection of branch mis-predicts
 - □ facilitates simulation of "oracle" studies
 - □ if branch misprediction occurs:
 - start copy-on-write of architected state to speculative state buffers
 - □ enter instructions into RUU and LSQ (load/store queue)
 - □ link to sourcing instruction(s) using RS_LINK structure
 - □ loads/stores are split into two insts: ADD + Load/Store
 - improves performance of memory dependence checking

Scheduler Stage Implementation




- models instruction wakeup, selection, and issue
 - □ separate schedulers track register and memory dependencies
- implemented in ruu_issue() and lsq_refresh()
- inputs:
 - □ RUU/LSQ
- outputs:
 - □ updated RUU/LSQ
 - □ updated functional unit state

Scheduler Stage Implementation




- procedure (once per cycle):
 - □ locate instructions with all register inputs ready
 - □ in ready queue, inserted when dependent insts enter Writeback
 - □ locate loads with all memory inputs ready
 - determined by walking the load/store queue
 - □ if load addr unknown, then stall issue (and poll again next cycle)
 - □ if earlier store w/ unknown addr, then stall issue (and poll again)
 - □ if earlier store w/ matching addr, then forward store data
 - □ else, access D-cache

Execute Stage Implementation



- models functional units and D-cache
 - □ access port bandwidths, issue and execute latencies
- implemented in ruu_issue()
- inputs:
 - □ instructions ready to execute, issued by Scheduler stage
 - □ functional unit and D-cache state
- outputs:
 - □ updated functional unit and D-cache state, Writeback events

Execute Stage Implementation



- procedure (once per cycle):
 - □ get ready instructions (as many as supported by issue B/W)
 - □ find free functional unit and access port
 - □ reserve unit for entire issue latency
 - □ schedule writeback event using operation latency of functional unit
 - □ for loads satisfied in D-cache, probe D-cache for access latency
 - □ also probe D-TLB, stall future issue on a miss
 - □ D-TLB misses serviced in Commit with fixed latency

Writeback Stage Implementation

detected mispredictions to Fetch

finished insts from Execute

Writeback insts ready to Commit

- models writeback bandwidth, wakes up ready insts, detects mispredictions, initiated misprediction recovery
- implemented in ruu_writeback()
- inputs:
 - □ completed instructions as indicated by event queue
 - □ RUU/LSQ state (for wakeup walks)
- outputs:
 - updated event queue, RUU/LSQ, ready queue
 - □ branch misprediction recovery updates

Writeback Stage Implementation

detected mispredictions to Fetch

finished insts from Execute

Writeback

insts ready to Commit

- procedure (once per cycle):
 - □ get finished instructions (specified by event queue)
 - □ if mispredicted branch, recover state:
 - □ recover RUU
 - walk newest instruction to mispredicted branch
 - unlink instructions from output dependence chains (tag increment)
 - recover architected state
 - roll back to checkpoint (copy-on-write bits reset, spec mem freed)
 - □ wakeup walk: walk output dependence chains of finished insts
 - □ mark dependent instruction's input as now ready
 - □ if deps satisfied, wake up inst (memory checked in lsq_refresh())

Commit Stage Implementation

insts ready to Commit — Commit

- models in-order retirement of instructions, store commits to the D-cache, and D-TLB miss handling
- implemented in ruu_commit()
- inputs:
 - □ completed instructions in RUU/LSQ that are ready to retire
 - □ D-cache state (for store commits)
- outputs:
 - □ updated RUU, LSQ, D-cache state

Commit Stage Implementation

insts ready to Commit — Commit

- procedure (once per cycle):
 - □ while head of RUU/LSQ is ready to commit (in-order retirement)
 - □ if D-TLB miss, then service it
 - □ if store, attempt to retire store into D-cache, stall commit otherwise
 - commit instruction result to the architected register file, update rename table to point to architected register file
 - reclaim RUU/LSQ resources (adjust head pointer)

SIM-OUTORDER Pipetraces

- produces detailed history of all insts executed, including:
 - □ instruction fetch, retirement. and pipeline stage transitions
 - □ supported by sim-outorder
 - □ enabled via the "-ptrace" option: -ptrace <file> <range>
 - □ useful for pipeline visualization, micro-validation, debugging
- example usage:

```
ptrace FOO.trc - trace everything to file FOO.trc
ptrace BAR.trc 100:5000 - trace from inst 100 to 5000
```

ptrace UXXE.trc :10000 - trace until instruction 10000


- view with the pipeview.pl Perl script
 - □ it displays the pipeline for each cycle of execution traced
 - ☐ USage: pipeview.pl <ptrace_file>

Displaying Pipetraces

• example session:

```
sim-outorder -ptrace FOO.trc :1000 test-math pipeview.pl FOO.trc
```

example output:



PC-Based Statistical Profiles

- produces a text segment profile for any integer statistical counter
 - □ supported on sim-cache, sim-profile, and sim-outorder
 - □ specify counter to be monitored using "-pcstat" option

```
□ e.g., -pcstat sim_num_insn
```

• example applications:

```
    -pcstat sim_num_insn
    -pcstat sim_num_refs
    -pcstat ill.misses
    -pcstat bpred_bimod.misses
    - execution profile
    - reference profile
    - L1 I-cache miss profile
```

- view with the textprof.pl Perl script
 - □ it displays pc-based statistics with program disassembly
 - ☐ USage: textprof.pl <dis_file> <sim_output> <stat_name>

PC-Based Statistical Profiles (cont.)

• example session:

```
sim-profile -pcstat sim_num_insn test-math >&! test-math.out
objdump -dl test-math >! test-math.dis
textprof.pl test-math.dis test-math.out sim_num_insn_by_pc
```

example output:

• works on any integer counter registered with the stats package, including those added by users!

Optimization: Predecoded Text Segments

```
/* pre-decode all instructions (EIO files are pre-pre-decoded) */
if (sim_eio_fd == NULL)
{
    SS_ADDR_TYPE addr;

    if (OP_MAX > 255)
        fatal("cannot perform fast decoding, too many opcodes");

    debug("sim: decoding text segment...");
    for (addr=ld_text_base;
        addr < (ld_text_base;)
        addr < (ld_text_base+ld_text_size);
        addr += SS_INST_SIZE)
    {
        SS_INST_TYPE inst = __UNCHK_MEM_ACCESS(SS_INST_TYPE, addr);
        inst.a = (inst.a & ~0xffff) | (unsigned int)SS_OP_ENUM(SS_OPCODE(inst));
        __UNCHK_MEM_ACCESS(SS_INST_TYPE, addr) = inst;
    }
}</pre>
```

- instruction opcodes replaced with internal enum
 - □ speeds decode, by eliminating it...
 - □ note: EIO text segments are pre-pre-decoded
- leverages pristine SimpleScalar binary organization
 - □ all 8-byte entries in text segment are insts or unused space

Optimization: Output Dependence Chains

```
a reservation station link: this structure links elements of a RUU
   reservation station list; used for ready instruction queue, event queue, and
   output dependency lists; each RS LINK node contains a pointer to the RUU
   entry it references along with an instance tag, the RS LINK is only valid if
   the instruction instance tag matches the instruction RUU entry instance tag;
   this strategy allows entries in the RUU can be squashed and reused without
  updating the lists that point to it, which significantly improves the
  performance of (all to frequent) squash events */
struct RS link {
  struct RS link *next;
                                        /* next entry in list */
                                        /* referenced RUU resv station */
  struct RUU station *rs;
                                        /* inst instance sequence number */
  INST TAG TYPE tag;
 union {
                                        /* time stamp of entry (for eventg) */
    SS TIME TYPE when;
    INST SEQ TYPE seq;
                                        /* inst sequence */
                                        /* input/output operand number */
    int opnum;
   x_i
```

- register dependencies described with dependence chains
 - □ rooted in RUU of defining instruction, one per output register
 - □ also rooted in create vector, at index of logical register
- output dependence chains walked during Writeback
 - same links used for event queue, ready queue, etc...

Optimization: Output Dependence Chains

```
/* link RS onto the output chain number of whichever operation will create req */
static INLINE void ruu link idep(struct RUU station *rs, int idep num, int idep name)
  struct CV link head; struct RS link *link;
  /* any dependence? */
 if (idep name == NA) {
     /* no input dependence for this input slot, mark operand as ready */
     rs->idep ready[idep num] = TRUE;
     return;
  /* locate creator of operand */
 head = CREATE VECTOR(idep name);
  /* any creator? */
 if (!head.rs) {
      /* no active creator, use value available in architected req file,
         indicate the operand is ready for use */
     rs->idep ready[idep num] = TRUE;
     return;
  /* else, creator operation will make this value sometime in the future */
  /* indicate value will be created sometime in the future, i.e., operand
     is not yet ready for use */
 rs->idep ready[idep num] = FALSE;
  /* link onto creator's output list of dependant operand */
 RSLINK NEW(link, rs); link->x.opnum = idep num;
  link->next = head.rs->odep list[head.odep num];
 head.rs->odep list[head.odep num] = link;
```

Optimization: Tagged Dependence Chains

- observation: "squash" recovery consumes many cycles
 - □ leverage "tagged" pointers to speed squash recover
 - □ unique tag assigned to each instruction, copied into references
 - □ squash an entry by destroying tag, makes all references stale

```
/* in ruu_recover(): squash this RUU entry */
RUU[RUU_index].tag++;
```

• all dereferences must check for stale references

```
/* walk output list, queue up ready operations */
for (olink=rs->odep_list[i]; olink; olink=olink_next)
{
   if (RSLINK_VALID(olink)) {
        /* input is now ready */
        olink->rs->idep_ready[olink->x.opnum] = TRUE;
      }
      . . .

/* grab link to next element prior to free */
   olink_next = olink->next;
}
```

Optimization: Fast Functional State Recovery

```
/* speculation mode, non-zero when mis-speculating */
static int spec mode = FALSE;
/* integer register file */
static BITMAP TYPE(SS NUM REGS, use spec R);
static SS WORD TYPE spec regs R[SS NUM REGS];
/* general purpose register accessors */
#define GPR(N)
                                (BITMAP SET P(use spec R, R BMAP SZ, (N))\
                                 ? spec regs R[N]
                                 : regs R[N])
#define SET GPR(N,EXPR)
                                (spec mode
                                 ? (spec regs R[N] = (EXPR),
                                    BITMAP SET(use spec R, R BMAP SZ, (N)),\
                                    spec regs R[N])
                                 : (regs R[N] = (EXPR))
/* reset copied-on-write register bitmasks back to non-speculative state */
BITMAP CLEAR MAP(use spec R, R BMAP SZ);
/* speculative memory hash table */
static struct spec mem ent *store htable[STORE HASH SIZE];
```

- early execution permits early detection of mispeculation
 - □ when misspeculation begins, all new state definitions redirected
 - □ copy-on-write bits indicate speculative defs, reset on recovery
 - □ speculative memory defs in store hash table, flushed on recovery

Tutorial Overview

- Overview and Basics
- Flow to Use the SimpleScalar Architecture and Simulators
- Flow to Use STM-OUTORDER
- How to Build Your Own Simulators
 - □ Overview
 - □ "Really Useful" Modules
 - □ Architecture-related Modules
 - □ Simulation Modules
- How to Modify the ISA

• ...

Source Roadmap - "Really Useful" Modules

- eval.[hc] generic expression evaluator
- libexo/ EXO(-skeletal) persistent data structure library
- misc.[hc] everything miscellaneous
- options.[hc] options package
- range.[hc] range expression package
- stats.[hc] statistics package

Options Package (option.[hc])

```
/* create a new option database */
struct opt odb t *opt new(orphan fn t orphan fn);
/* free an option database */
void opt_delete(struct opt odb t *odb);
/* register an integer option variable */
void opt_reg_int(struct opt_odb_t *odb,
                                             /* option database */
                                             /* option name */
                 char *name.
                 char *desc.
                                             /* option description */
                                             /* pointer to option variable */
                 int *var,
                 int def val,
                                             /* default value of option variable */
                 int print);
                                             /* print during '-dumpconfig' */
/* process command line arguments */
void opt_process_options(struct opt_odb_t *odb, int argc, char **argv);
/* print all options and current values */
void opt print options(struct opt odb t *odb, FILE *fd, int terse, int notes);
/* print option help page with default values */
void opt print help(struct opt odb t *odb, FILE *fd);
```

- option variables are registered (by type) into option DB
 - □ integer, float, enum, boolean types supported (plus lists)
 - □ builtin support to save/restore options (-dumpconfig, -config)
- program headers and option notes also supported

Statistics Package (stats.[hc])

```
/* create, delete stats databases */
struct stat sdb t *stat new(void);
void stat delete(struct stat sdb t *sdb);
/* register an integer statistical variable */
struct stat stat t *
stat req int(struct stat sdb t *sdb, /* stat database */
                                      /* stat variable name */
             char *name,
             char *desc.
                                      /* stat variable description */
                                      /* stat variable */
             int *var,
             int init val);
                                      /* stat variable initial value */
/* register a statistical formula */
struct stat stat t *stat req formula(struct stat sdb t *sdb,/* stat database */
                                     char *name,
                                                         /* stat variable name */
                                                          /* stat variable description */
                                     char *desc.
                                                           /* formula expression */
                                    char *formula);
/* create an array distributions, array and sparse arrays */
struct stat stat t *stat reg dist(...);
struct stat stat t *stat reg sdist(...);
/* print the value of all stat variables in stat database SDB */
void stat print stats(struct stat sdb t *sdb, FILE *fd);
```

- provides counters, expressions, and distributions
 - □ register integers, floats, counters, create distributions
- manipulate stats counters directly, e.g., stat_num_insn++

Miscellaneous Functions (misc.[hc])

```
/* declare a fatal run-time error, calls fatal hook function */
void fatal(char *fmt, ...);

/* declare a panic situation, dumps core */
void panic(char *fmt, ...);

/* declare a warning */
void warn(char *fmt, ...);

/* print general information */
void info(char *fmt, ...);

/* print a debugging message */
void debug(char *fmt, ...);

/* return string describing elapsed time, passed in SEC in seconds */
char *elapsed_time(long sec);

/* allocate some core, this memory has overhead no larger than a page
    in size and it cannot be released. the storage is returned cleared */
void *getcore(int nbytes);
```

- lots of useful stuff in here
 - □ more features when compiled with GCC
- many portability issues resolved in this module
 - □ e.g., mystrdup(), mystrrcmp(), etc...

DLite!, the Lite Debugger

- a very lightweight symbolic debugger
- supported by all simulators (except sim-fast)
- designed for easily integration into new simulators
 - □ requires addition of only four function calls (see dlite.h)
- to use DLite!, start simulator with "-i" option
 - use the "help" command for complete documentation
- program symbols and expressions may be used in most contexts
 - □ e.g., "break main+8"

DLite! Commands

main features:

- □ break, dbreak, rbreak:
 - set text, data, and range breakpoints
- □ regs, iregs, fregs:
 - □ display all, integer, and FP register state
- □ dump <addr> <count>:
 - dump <count> bytes of memory at <addr>
- □ dis <addr> <count>:
 - □ disassemble <count> insts starting at <addr>
- □ print <expr>, display <expr>:
 - display expression or memory
- □ mstate: display machine-specific state
 - mstate alone displays options, if any

DLite!, Breakpoints and Expressions

- breakpoints:
 - □ code:
 - □ break <addr>, e.g., break main, break 0x400148
 - □ data:
 - □ dbreak <addr> {r|w|x}
 - r = read, w = write, x = execute, e.g., dbreak stdin w, dbreak sys_count wr
 - □ range:
 - □ rbreak <range>, e.g., rbreak @main:+279, rbreak 2000:3500
- DLite! expressions, may include:
 - □ operators: +, -, /, *
 - □ literals: 10, 0xff, 077
 - □ symbols: main, vfprintf
 - □ registers: e.g., \$r1, \$f4, \$pc, \$lo

DLite!, the Lite Debugger (dlite.[hc])

```
/* initialize the DLite debugger */
biov
dlite init(dlite reg obj t reg obj,
                                                /* register state object */
                                                /* memory state object */
           dlite mem obj t mem obj,
           dlite mstate obj t mstate obj);
                                                /* machine state object */
/* check for a break condition */
#define dlite_check_break(NPC, ACCESS, ADDR, ICNT, CYCLE)
  ((dlite check | dlite active)
   ? check break((NPC), (ACCESS), (ADDR), (ICNT), (CYCLE))
   : FALSE)
/* DLite debugger main loop */
biov
dlite_main(SS_ADDR_TYPE regs_PC,
                                                /* addr of last inst to exec */
           SS ADDR TYPE next PC,
                                                /* addr of next inst to exec */
           SS COUNTER TYPE cycle);
                                                /* current cycle */
```

- initialize debugger with state accessor functions
- call check interface each cycle with indication of upcoming execution events
- call main line debugger interface when check function requests control


Symbol Table Module (symbol.[hc])

```
/* internal program symbol format */
struct sym sym t {
  char *name;
                               /* symbol name */
                              /* symbol segment */
  enum sym seg t seg;
                               /* initialized? (if data segment) */
  int initialized;
                              /* externally visible? */
 int pub;
  int local;
                              /* compiler local symbol? */
 SS ADDR TYPE addr;
                              /* symbol address value */
 int size;
                               /* bytes to next symbol */
/* bind address ADDR to a symbol in symbol database DB */
struct sym sym t *
                                       /* symbol found, or NULL */
sym bind addr(SS ADDR TYPE addr,
                                      /* address of symbol to locate */
             int *pindex,
                                      /* ptr to index result var */
             int exact,
                                      /* require exact address match? */
                                      /* symbol database to search */
             enum sym db t db);
/* bind name NAME to a symbol in symbol database DB */
struct sym sym t *
                                                /* symbol found, or NULL */
                                                /* symbol name to locate */
sym bind name(char *name,
             int *pindex,
                                                /* ptr to index result var */
             enum sym db t db);
                                                /* symbol database to search */
```

- symbols loaded at startup
- sorted tables also available, see symbol.h

EXO Library (libexo/)





```
/* create a new EXO term */
struct exo_term_t *exo_new(ec_integer, (exo_integer_t)<int>);
struct exo_term_t *exo_new(ec_string, "<string>");
struct exo_term_t *exo_new(ec_list, <list_ent>..., NULL);
struct exo_term_t *exo_new(ec_array, <size>, <array_ent>..., NULL);

/* release an EXO term */
void exo_delete(struct exo_term_t *exo);

/* print/read an EXO term */
void exo_print(struct exo_term_t *exo, FILE *stream);
struct exo_term_t *exo_read(FILE *stream);
```


- for saving and restoring data structures to files
 - □ convert structure to EXO format, print to stream, read later
- use by EIO traces, useful for saving/restoring profiles

Source Roadmap - System Components

- dlite.[hc] DLite!, the lightweight debugger
- eio.[hc] external I/O tracing module
- loader.[hc] program loader
- memory.[hc] flat memory space module
- regs.[hc] register module
- ss.[hc] SimpleScalar ISA-dependent routines
- ss.def SimpleScalar ISA definition
- symbol.[hc] symbol table module
- syscall.[hc] proxy system call implementation

Machine Definition File (ss.def)

- a single file describes all aspects of the architecture
 - □ used to generate decoders, dependency analyzers, functional components, disassemblers, appendices, etc.
 - \square e.g., machine definition + ~30 line main = functional sim
 - generates fast and reliable codes with minimum effort
- instruction definition example:



Input/Output Dependency Specification

```
- general purpose register N
DGPR D(N) - double word general purpose register N
DFPR L(N) - floating-point register N, as word
DFPR F(N) - floating-point req N, as single-prec float
DFPR D(N) - floating-point req N, as double-prec double
DHI
          - HI result register
DLO
          - LO result register
DFCC
          - floating point condition codes
DCPC
          - current PC
DNPC
          - next PC
DNA
          - no dependence
```

- for each inst, dependencies described with macro list:
 - □ two output dependencies
 - □ three input dependencies
- examples uses:
 - □ define macros to produce rename index mapping
 - □ define macros to access input and output values

Crafting an Dependence Decoder

```
#define DGPR(N)
                               (N)
#define DFPR F(N)
                              (32+(N))
...etc...
switch (SS_OPCODE(inst)) {
#define DEFINST(OP, MSK, NAME, OPFORM, RES, CLASS, O1, O2, I1, I2, I3, EXPR)
      case OP:
        out1 = 01; out2 = 02;
        in1 = I1; in2 = I2; in3 = I3;
        break;
#define DEFLINK(OP, MSK, NAME, MASK, SHIFT)
      case OP:
        /* can speculatively decode a bogus inst */
        op = NOP;
        out1 = NA; out2 = NA;
        in1 = NA; in2 = NA; in3 = NA;
        break;
#define CONNECT(OP)
#include "ss.def"
#undef DEFINST
#undef DEFLINK
#undef CONNECT
      default:
        /* can speculatively decode a bogus inst */
        op = NOP;
        out1 = NA; out2 = NA;
        in1 = NA; in2 = NA; in3 = NA;
```

Instruction Semantics Specification

```
GPR(N)
               - read general purpose register N
SET GPR(N,E)
               - write general purpose register N with E
               - read double word general purpose reg N
GPR D(N)
SET GPR D(N,E) - write double word gen purpose reg N w/ E
FPR L(N)
               - read floating-point register N, as word
SET FPR L(N,E) - floating-point reg N, as word, with E
               - read FP reg N, as single-prec float
FPR F(N)
SET FPR F(N,E) - write FP reg N, as single-prec float w/ E
               - read FP reg N, as double-prec double
FPR D(N)
SET FPR D(N,E) - write FP req N, as double-prec double w/E
ΗI
               - read HI result register
               - write HI result register with E
SET HI(E)
               - read LO result register
LO
               - write LO result register with E
SET LO(E)
FCC
               - read floating point condition codes
               - write floating point condition codes w/ E
SET FCC(E)
CPC
               - read current PC register
               - read next PC register
NPC
SET NPC(E)
               - write next PC register with E
TPC
               - read target PC register
SET TPC(E)
               - write target PC register with E
READ SIGNED BYTE(A)
                      - read signed byte from address A
READ UNSIGNED BYTE(A) - read unsigned byte from address A
READ SIGNED HALF(A)
                      - read signed half from address A
READ UNSIGNED HALF(A) - read unsigned half from address A
READ WORD(A)
                      - read word from address A
                      - write byte value E to address A
WRITE BYTE(E,A)
WRITE HALF(E,A)
                      - write half value E to address A
WRITE WORD(E,A)
                      - write word value E to address A
```


• define as per state implementation of simulator

Crafting a Functional Component

```
#define GPR(N)
                                 (regs_R[N])
#define SET GPR(N,EXPR)
                                 (regs R[N] = (EXPR))
#define READ WORD(SRC, DST) (mem read word((SRC))
...etc...
switch (SS_OPCODE(inst)) {
#define DEFINST(OP, MSK, NAME, OPFORM, RES, FLAGS, O1, O2, I1, I2, I3, EXPR)
      case OP:
        EXPR;
        break;
#define DEFLINK(OP, MSK, NAME, MASK, SHIFT)
      case OP:
        panic("attempted to execute a linking opcode");
#define CONNECT(OP)
#include "ss.def"
#undef DEFINST
#undef DEFLINK
#undef CONNECT
```

Instruction Field Accessors

```
RS
        - RS register field value
        - RT register field value
RD
        - RD register field value
        - RS register field value
FT
        - RT register field value
FD
        - RD register field value
        - RS register field value
BS
TARG
        - jump target field value
        - signed offset field value
OFS
IMM
        - signed offset field value
        - unsigned offset field value
UIMM
SHAMT
        - shift amount field value
        - break code field value
BCODE
```



• instruction assumed to be in variable inst

SimpleScalar ISA Module (ss.[hc])

```
/* returns the opcode field value of SimpleScalar instruction INST */
#define SS OPCODE(INST)
                                (INST.a & Oxff)
/* inst opcode -> enum ss opcode mapping, use this macro to decode insts */
#define SS OP ENUM(MSK)
                               (ss mask2op[MSK])
/* enum ss opcode -> opcode operand format, used by disassembler */
#define SS OP FORMAT(OP)
                                (ss op2format[OP])
extern char *ss op2format[];
/* enum ss opcode -> enum ss fu class, used by performance simulators */
#define SS OP FUCLASS(OP)
                                (ss op2fu[OP])
/* enum ss opcode -> opcode flags, used by simulators */
#define SS OP FLAGS(OP)
                              (ss op2flags[OP])
/* disassemble a SimpleScalar instruction */
biov
ss print insn(SS INST TYPE inst,
                                      /* instruction to disassemble */
              SS ADDR TYPE pc,
                                       /* addr of inst, used for PC-rels */
                                        /* output stream */
              FILE *stream);
```

- add flags to ss.def file as per project requirements:
 - □ define F_xxx flag in ss.h
 - □ probe the new flag with ss_op_flags() macro
 - \square e.g., if (SS_OP_FLAGS(opcode) & (F_MEM|F_LOAD)) == (F_MEM|F_LOAD))

Register Module (reg.[hc])

```
/* (signed) integer register file */
extern SS_WORD_TYPE regs_R[SS_NUM_REGS];
/* floating point register file format */
extern union regs_FP {
    SS WORD TYPE 1[SS NUM REGS];
                                                  /* integer word view */
    SS FLOAT TYPE f[SS NUM REGS];
                                                  /* single-precision FP view */
    SS DOUBLE TYPE d[SS NUM REGS/2];
                                                   /* double-precision FP view */
} regs_F;
/* miscellaneous registers */
extern SS WORD TYPE regs HI, regs LO;
extern int regs FCC;
extern SS ADDR TYPE regs PC;
/* initialize register file */
void regs_init(void);
```

access non-speculative registers directly:

```
\square e.g., regs_R[5] = 12;
```

- floating point register file supports three "views":
 - □ integers (used by loads), single-precision, double-precision
 - \Box e.g., regs_F.f[4] = 23.5;


Memory Module (memory.[hc])

```
/* determines if the memory access is valid, returns error string or NULL */
int declare); /* declare any detected error? */
/* generic memory access function, its safe... */
SS\_ADDR\_TYPE addr, /* target address to access */
                            /* host memory address to access */
          void *vp,
          int nbytes);
                              /* number of bytes to access */
/* memory access macros, these are safe */
#define MEM_READ_WORD(addr)
#define MEM WRITE WORD(addr, word)
#define MEM_READ_HALF(addr)
#define MEM_WRITE_HALF(addr, half)
#define MEM_READ_BYTE(addr)
#define MEM_WRITE_BYTE(addr, byte)
```

- implements large flat memory spaces
 - □ may be used to implement virtual or physical memory
 - □ uses single-level page table implementation
- safe and unsafe version of all interfaces

Loader Module (loader.[hc])

- prepares program memory for execution
 - □ loads program text section (code)
 - □ loads program data sections
 - □ initializes BSS section
 - □ sets up initial call stack
 - program arguments (argv)
 - user environment (envp)



Source Roadmap - Simulation Components

- bpred.[hc] branch predictors
- cache.[hc] cache module
- eventq.[hc] event queue module
- libcheetah/ Cheetah cache simulator library
- ptrace.[hc] pipetrace module
- resources.[hc] resource manager module
- sim.h simulator main code interface definitions
- textprof.pl text segment profile view (Perl Script)
- pipeview.pl pipetrace view (Perl script)

Resource Manager (resource.[hc])

```
/* resource descriptor */
struct res desc {
  char *name;
                                         /* name of functional unit */
                                         /* total instances of this unit */
  int quantity;
                                         /* non-zero if this unit is busy */
  int busy;
  struct res_template {
                                         /* matching resource class */
    int class;
                                         /* operation latency */
    int oplat;
    int issuelat;
                                         /* issue latency */
  } x[MAX RES CLASSES];
};
/* create a resource pool */
struct res_pool *res_create_pool(char *name, struct res_desc *pool, int ndesc);
/* get a free resource from resource pool POOL */
struct res_template *res_get(struct res_pool *pool, int class);
```

generic resource manager

- □ handles most any resource, e.g., ports, fn units, buses, etc...
- □ manager maintains resource availability
- □ configure with a resource descriptor list
- □ busy = cycles until available

Resource Manager (resource.[hc])

```
/* resource pool configuration */
struct res_desc fu_config[] = {
    { "integer-ALU", 4, 0,
        { { IntALU, 1, 1 } } },
    { "integer-MULT/DIV", 1, 0,
        { { IntMULT, 3, 1 }, { IntDIV, 20, 19 } } },
    { "memory-port", 2, 0,
        { { RdPort, 1, 1 }, { WrPort, 1, 1 } } };
};
```

- resource pool configuration:
 - □ instantiate with configuration descriptor list

```
\Box i.e., { "name", num, { FU_class, issue_lat, op_lat }, ... }
```

- □ one entry per "type" of resource
- □ class IDs indicate services provided by resource instance
- □ multiple resource "types" can service same class ID
 - earlier entries in list given higher priority

Branch Predictors (bpred.[hc])

```
/* create a branch predictor */
struct bpred *
                                    /* branch predictory instance */
bpred create(enum bpred class class,
                                    /* type of predictor to create */
           unsigned int bimod size,
                                    /* bimod table size */
           unsigned int llsize,
                                    /* level-1 table size */
           unsigned int 12size,
                                    /* level-2 table size */
           unsigned int shift_width, /* history register width */
                                    /* history xor address flag */
           unsigned int xor,
           unsigned int btb sets,
                                    /* number of sets in BTB */
           unsigned int btb_assoc, /* BTB associativity */
           unsigned int retstack_size);/* num entries in ret-addr stack */
/* register branch predictor stats */
biov
bpred reg stats(struct bpred *pred, /* branch predictor instance */
              struct stat sdb t *sdb);/* stats database */
```

- various branch predictors implemented:
 - □ direction: static, bimodal, 2-level adaptive, global, gshare, hybrid
 - □ address: return, BTB
- call bpred_reg_stats to register predictor-dependent stats

Branch Predictors (bpred.[hc])

```
/* probe a predictor for a next fetch address */
                                      /* predicted branch target addr */
SS ADDR TYPE
bpred_lookup(struct bpred *pred,
                                     /* branch predictor instance */
            SS ADDR TYPE baddr,
                                      /* branch address */
                                      /* branch target if taken */
            SS_ADDR_TYPE btarget,
                                      /* opcode of instruction */
            enum ss_opcode op,
                                       /* is this using r31? */
            int r31p,
            struct bpred_update *dir_update_ptr,/* predictor state pointer */
            int *stack recover idx);
                                       /* non-speculative top-of-stack */
/* update the branch predictor, only useful for stateful predictors */
void
bpred_update(struct bpred *pred,
                                      /* branch predictor instance */
            SS_ADDR_TYPE baddr, /* branch address */
            SS_ADDR_TYPE btarget,
                                     /* resolved branch target */
            int taken.
                                      /* non-zero if branch was taken */
                                      /* non-zero if branch was pred taken */
            int pred_taken,
                                      /* was earlier prediction correct? */
            int correct,
            enum ss_opcode op,
                                     /* opcode of instruction */
                                      /* is this using r31? */
            int r31p,
            struct bpred update *dir update ptr);/* predictor state pointer */
```

- lookup function makes a direction/address predictions
- update function updates predictor state once direction and address are known

Cache Module (cache.[hc])

```
/* create and initialize a general cache structure */
struct cache *
                                        /* pointer to cache created */
                                        /* name of the cache */
cache create(char *name,
             int nsets.
                                        /* total number of sets in cache */
                                        /* block (line) size of cache */
             int bsize.
             int balloc,
                                        /* allocate data space for blocks? */
                                        /* size of user data to alloc w/blks */
             int usize,
                                        /* associativity of cache */
             int assoc,
             enum cache_policy policy, /* replacement policy w/in sets */
             /* block access function, see description w/in struct cache def */
             unsigned int (*blk_access_fn)(cmd, baddr, bsize, blk, now),
             unsigned int hit_latency);/* latency in cycles for a hit */
/* register cache stats */
void cache_reg_stats(struct cache *cp, struct stat_sdb_t *sdb);
```

- ultra-vanilla cache module
 - □ can implement low- and high-assoc, caches, TLBs, etc...
 - □ good performance for all geometries
 - □ assumes a single-ported, fully pipelined backside bus
- usize specifies per block data space, access via udata

Cache Module (cache.[hc])

```
/* access a cache */
                                       /* latency of access in cycles */
unsigned int
                                     /* cache to access */
cache access(struct cache *cp,
                                   /* access type, Read or Write */
            enum mem cmd cmd,
            SS ADDR TYPE addr,
                                   /* address of access */
                                      /* ptr to buffer for input/output */
            void *vp,
            int nbytes,
                                     /* number of bytes to access */
                                   /* time of access */
            SS TIME TYPE now,
                                     /* for return of user data ptr */
            char **udata,
            SS_ADDR_TYPE *repl_addr); /* for address of replaced block */
/* return non-zero if block containing address ADDR is contained in cache */
int cache_probe(struct cache *cp, SS_ADDR_TYPE addr);
/* flush the entire cache */
                                       /* latency of the flush operation */
unsigned int
                                      /* cache instance to flush */
cache_flush(struct cache *cp,
                                       /* time of cache flush */
           SS_TIME_TYPE now);
/* flush the block containing ADDR from the cache CP */
unsigned int
                                       /* latency of flush operation */
cache_flush_addr(struct cache *cp, /* cache instance to flush */
                                     /* address of block to flush */
                SS_ADDR_TYPE addr,
                SS_TIME_TYPE now);
                                       /* time of cache flush */
```

set now to zero if no timing model

Example Cache Miss Handler

```
/* 11 data cache 11 block miss handler function */
static unsigned int
                                      /* latency of block access */
                                   /* access cmd, Read or Write */
dl1_access_fn(enum mem_cmd cmd,
             SS_ADDR_TYPE baddr, /* block address to access */
                                    /* size of block to access */
             int bsize,
             struct cache_blk *blk, /* ptr to block in upper level */
             SS_TIME_TYPE now)
                                    /* time of access */
  unsigned int lat;
  if (cache_dl2) { /* access next level of data cache hierarchy */
     lat = cache_access(cache_dl2, cmd, baddr, NULL, bsize, now, NULL, NULL);
      if (cmd == Read)
         return lat;
      else
         return 0;
  else { /* access main memory */
      if (cmd == Read)
         return mem_access_latency(bsize);
      else
         return 0;
```

• L1 D-cache miss handler, accesses L2 or main memory

Tutorial Overview

- Overview and Basics
- Flow to Use the SimpleScalar Architecture and Simulators
- Flow to Use STIM-OUTORDER
- Flow to Build Your Own Simulators
- How to Modify the ISA
- How to Use the Memory Hierarchy Extensions
- Limitations of the Tools
- Wrapup

Hacking the Compiler (GCC)

- see GCC.info in the GNU GCC release for details on the internals of GCC
- all SimpleScalar-specific code is in the "config/ss" directory in the GNU GCC source tree
- use instruction annotations to add new instruction, as you won't have to then hack the assembler
- avoid adding new linkage types, or you will have to hack GAS, GLD, and libBFD.a, which may cause great pain!

Hacking the Assembler (GAS)

- most of the time, you should be able to avoid this by using instruction annotations
- new instructions are added in libopcode.a, new instructions will also be picked up by disassembler
- new linkage types require hacking GLD and libBFD.a, which is very painful

Hacking the Linker (GLD and libBFD.a)

- avoid this if possible, both tools are difficult to comprehend and generally delicate
- if you must...
 - □ emit a linkage map (-Map mapfile) and then edit the executable in a postpass
 - □ KLINK, from Austin's dissertation work, does exactly this

Annotating SimpleScalar Instructions

- useful for adding
 - □ hints, new instructions, text markers, etc...
 - □ no need to hack the assembler
- bit annotations:
 - \Box /a /p, set bit 0 15
 - □ e.g., ld/a \$r6,4(\$r7)
- field annotations:
 - \Box /s:e(v), set bits s->e with value v
 - \Box e.g., 1d/6:4(7) \$r6,4(\$r7)

Hacker's Guide

- source code design philosophy:
 - □ infrastructure facilitates "rolling your own"
 - standard simulator interfaces
 - □ large component library, e.g., caches, loaders, etc...
 - performance and flexibility before clarity
- section organization:
 - □ compiler chain hacking
 - □ simulator hacking

Hacking the SimpleScalar Simulators

- two options:
 - □ leverage existing simulators (sim-*.c)
 - they are stable
 - □ little instrumentation has been added to keep the source clean
 - □ roll your own
 - leverage the existing simulation infrastructure, i.e., all the files that do not start with 'sim-'
 - consider contributing useful tools to the source base
- for documentation, read interface documentation in ".h" files

Execution Ranges

- specify a range of addresses, instructions, or cycles
- used by range breakpoints and pipetracer (in sim-outorder)
- format:

```
address range: @<start>:<end>
instruction range: <start>:<end>
cycle range: #<start>:<end>
```

- the end range may be specified relative to the start range
- both endpoints are optional, and if omitted the value will default to the largest/smallest allowed value in that range
- e.g.,

 □ @main:+278 main to main+278
 - □ #:1000 cycle 0 to cycle 1000
 - entire execution (instruction 0 to end)

Sim-Profile: Program Profiling Simulator

• generates program profiles, by symbol and by address

• extra options:

```
- instruction class profiling (e.g., ALU, branch)
-iclass
                       - instruction profiling (e.g., bnez, addi, etc...)
-iprof
                       - branch class profiling (e.g., direct, calls, cond)
-brprof
                       - address mode profiling (e.g., displaced, R+R)
-amprof
                       - load/store segment profiling (e.g., data, heap)
-segprof
                       - execution profile by text symbol (i.e., funcs)
-tsymprof
                       - reference profile by data segment symbol
-dsymprof
                       - execution profile by text address
-taddrprof
                       - enable all of the above options
-all
                       - record statistic <stat> by text address
-pcstat <stat>
```

NOTE: "-taddrprof" == "-pcstat sim_num_insn"

Sim-Cache: Multi-level Cache Simulator

- generates one- and two-level cache hierarchy statistics and profiles
- extra options (also supported on sim-outorder):

```
-cache:dl1 <config> - level 1 data cache configuration
-cache:dl2 <config> - level 2 data cache configuration
-cache:il1 <config> - level 1 instruction cache configuration
-cache:il2 <config> - level 2 instruction cache configuration
-tlb:dtlb <config> - data TLB configuration
-tlb:itlb <config> - instruction TLB configuration
-flush <config> - flush caches on system calls
-icompress - remaps 64-bit inst addresses to 32-bit equiv.
-pcstat <stat> - record statistic <stat> by text address
```

Specifying Cache Configurations

• all caches and TLB configurations specified with same format:

```
<name>:<nsets>:<bsize>:<assoc>:<repl>
```

where:


• examples:

il1:1024:32:2:1 2-way set-ass dtlb:1:4096:64:r 64-entry fully

2-way set-assoc 64k-byte cache, LRU 64-entry fully assoc TLB w/ 4k pages, random replacement

Specifying Cache Hierarchies

• specify all cache parameters in no unified levels exist, e.g.,



• to unify any level of the hierarchy, "point" an I-cache level into the data cache hierarchy:

```
-cache:ill ill:128:64:1:1 -cache:il2 dl2
-cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1
```

Sim-Cheetah: Multi-Config Cache Simulator

- generates cache statistics and profiles for multiple cache configurations in a single program execution
- uses Cheetah cache simulation engine
 - □ written by Rabin Sugumar and Santosh Abraham while at Umich
 - □ modified to be a standalone library, see "libcheetah/" directory

• extra options:

```
-refs {inst,data,unified} - specify reference stream to analyze
                      - cache config. i.e., fully or set-assoc or direct
-C {fa,sa,dm}
                      - replacement policy
-R {lru, opt}
                      - log base 2 number of set in minimum config
-a <sets>
                      - log base 2 number of set in maximum config
-b <sets>
                      - cache line size in bytes
-l <line>
                      - maximum associativity to analyze (log base 2)
-n <assoc>
                      - cache size interval for fully-assoc analyses
-in <interval>
                      - maximum cache size of interest
-M <size>
                      - cache size for direct-mapped analyses
-c <size>
```

Sim-Outorder: Detailed Performance Simulator

- generates timing statistics for a detailed out-of-order issue processor core with two-level cache memory hierarchy and main memory
- extra options:

```
- instruction fetch queue size (in insts)
-fetch:ifqsize <size>
                        - extra branch mis-prediction latency (cycles)
-fetch:mplat <cycles>
                        - specify the branch predictor
-bpred <type>
                        - decoder bandwidth (insts/cycle)
-decode:width <insts>
                        - RUU issue bandwidth (insts/cycle)
-issue:width <insts>
-issue:inorder - constrain instruction issue to program order
                        - permit instruction issue after mis-speculation
-issue:wrongpath
                        - capacity of RUU (insts)
-ruu:size <insts>
                        - capacity of load/store queue (insts)
-lsq:size <insts>
                        - level 1 data cache configuration
-cache:dl1 <config>
                        - level 1 data cache hit latency
-cache:dlllat <cycles>
```

Sim-Outorder: Detailed Performance

Simulator

-cache:dl2lat	<cycles></cycles>

-cache:il1 <config>

-cache:dl2 <config>

-cache:illlat <cycles>

-cache:il2 <config>

-cache:il2lat <cycles>

-cache:flush

-cache:icompress

-mem:lat <1st> <next>

-mem:width

-tlb:itlb <config>

-tlb:dtlb <config>

-tlb:lat <cycles>

- level 2 data cache configuration

- level 2 data cache hit latency

- level 1 instruction cache configuration

- level 1 instruction cache hit latency

- level 2 instruction cache configuration

- level 2 instruction cache hit latency

- flush all caches on system calls

- remap 64-bit inst addresses to 32-bit equiv.

- specify memory access latency (first, rest)

- specify width of memory bus (in bytes)

- instruction TLB configuration

- data TLB configuration

- latency (in cycles) to service a TLB miss

Sim-Outorder: Detailed Performance Simulator

-res:ialu - specify number of integer ALUs

-res:imult - specify number of integer multiplier/dividers

-res:memports - specify number of first-level cache ports

-res:fpalu - specify number of FP ALUs

-res:fpmult - specify number of FP multiplier/dividers

-pcstat <stat> - record statistic <stat> by text address

-ptrace <file> <range> - generate pipetrace

Specifying the Branch Predictor

• specifying the branch predictor type:

```
-bpred <type>
```

the supported predictor types are:

nottaken always predict not taken

taken always predict taken

perfect predictor

bimodal predictor (BTB w/ 2 bit counters)

2-level adaptive predictor

• configuring the bimodal predictor (only useful when "-bpred bimod" is specified):

-bpred:bimod <size> size of direct-mapped BTB


Specifying the Branch Predictor (cont.)

• configuring the 2-level adaptive predictor (only useful when "-bpred 2lev" is specified):


```
-bpred:2lev <l1size> <l2size> <hist_size>
```

where:

size of the first level table
<hist_size>
size of the second level table
history (pattern) width



Simulator Structure



- modular components facilitate "rolling your own"
- performance core is optional

Proxy Syscall Handler (syscall.[hc])

- algorithm:
 - □ decode system call
 - □ copy arguments (if any) into simulator memory
 - □ make system call
 - □ copy results (if any) into simulated program memory
- you'll need to hack this module to:
 - □ add new system call support
 - port SimpleScalar to an unsupported host OS

Experiences and Insights


- the history of SimpleScalar:
 - □ Sohi's CSim begat Franklin's MSim begat SimpleScalar
 - □ first public release in July '96, made with Doug Burger
- key insights:
 - □ major investment req'd to develop sim infrastructure
 - □ 2.5 years to develop, while at UW-Madison
 - □ modular component design reduces design time and complexity, improves quality
 - ☐ fast simulators improve the design process, although it does introduce some complexity
 - □ virtual target improves portability, but limits workload
 - □ execution-driven simulation is worth the trouble

Advantages of Execution-Driven Simulation

- execution-based simulation
 - □ faster than tracing
 - □ fast simulators: 2+ MIPS, fast disks: < 1 MIPS
 - □ no need to store traces
 - □ register and memory values usually not in trace
 - functional component maintains precise state
 - extends design scope to include data-value-dependent optimizations
 - □ support mis-speculation cost modeling
 - on control and data dependencies
 - □ may be possible to eliminate most execution overheads

Fast Functional Simulator

sim_main()



Tutorial Overview

- Overview and basics
- Using the tool suite
- How to use sim-outorder
- How to build your own simulators
- How to modify the ISA
- How to use the memory extensions
- SimpleScalar limitations and caveats
- Wrapup

Memory hierarchy extensions

• Current implementation:

- Calls cache module, returns load latency right away
- fast
- accurate if little contention in memory system

• Memory extensions:

- use callbacks at each level of hierarchy, event-driven
- memory operation is woken up when miss complete
- address translation, page tables
- slower, but maintains causality

Extension files

 $tlb.{c,h}$

- Code for address translation and physical memory

cache_simple.c

- Functional cache module

mshr.h

- Data structures and macros for MSHR handling

```
interconnect.{c,h}
```

- Code for buses


Structure of memory extensions

- Each cache or bus has the following fields:
 - num_resources number of structures it connects to
 - resource_code flag that determines selection of structures
 - resources[] (void *) array of pointers to structures
- To define L1 instruction and/or data caches:

```
-cache:icache <name>
```

-cache:dcache <name>

Memory hierarchy example



Defining a memory hierarchy

Associativity Hit latency Translation Prefetch Resource names -cache:define L1D:1024:32:2:1:1:vipt:0:2:1:Onbus:Globalbus Name # sets Block size Replacement # resources Resource code Width Arbitration # resources Resource names -bus:define Onbus:32:8:1:1:0:2:1:L2:Onbank Name Width Cycle ratio Inf. b/w Resource code Name Banking code -bank:define Onbank:2 Access penalty

Key functions

- cache_access() performs lookup only
- response_handler() deals with returning misses
- get_bus() returns pointer to next bus (timing sim. only)
- request_arrival() returns latency of bus access
- get_next_memory_level() returns pointer to structure
- blk_access_fn() calls appropriate memory routines

cache_access()

```
check for hit;
    check for mshr_hit;
    allocate mshr (return full?);
    lat = request_arrival(bus == get_bus);
    ptr = get_next_memory_level(&type);
    schedule blk_access_fn(now+lat, ptr, type);
    return MISS;
mshr_hit:
    save target (return full?);
    return MISS;
cache_hit:
    return hit_latency;
```

Miss Status Holding Registers

- Initial implementation by Alain Kägi
- MSHR miss: allocate an MSHR, initialize one target
- MSHR hit: allocate one target
- When response returns, fire all targets
- If no available MSHRs or targets (L1 only)
 - Place load back in issue ready queue
 - Prevent store from committing
 - Continue stalling i-fetch


TLB setup

- ITLB and DTLB can be defined
 - use -tlb:define (args same as cache)
 - -tlb:dtlb <name>
 - -tlb:itlb <name>
- L1 icache uses itlb if defined
- All other caches use dtlb pointer if necessary
- Caches automatically access TLB if translation needed
 - Send request down and stall on TLB miss (or if no TLB)

Address translation

- 4-byte page table entries
 - 4KB pages assumed (possible to change, not parameterized)
 - 4 MB (1 M entries) thus maps 4GB (32-bit address space)
- Page table pages mapped in virtual address space
 - Mapped in low 4MB of virtual address space
 - Therefore need address translation on PTEs also
 - Translations for page table pages stored in 4KB MMU

Address translation (con't)



Limitations of the memory extensions

PRERELEASE

- Probably bugs
- Code will be cleaner for release
- No back-pressure on non-L1 caches
 - Must have enough MSHRs at lower levels
- Code is slower
 - Slowdown = $2 4 \times (proportional to miss rate)$
 - Not needed if memory system not an issue

Tutorial Overview

- Overview and basics
- Using the Tool Suite
- How to use sim-outorder
- How to build your own simulators
- How to modify the ISA
- How to use the memory extensions
- SimpleScalar limitations and caveats
- Wrapup

Limitations of the tools

- Important to understand for accurate research
 - Same simulator may be accurate in one study, not in another
 - Following is an incomplete list
- Simulator structure
- Processor model
- Memory system
- Simulation accuracy

Limitations of the simulator structure

- Functional core and timing simulator are split
 - Performance optimization
- Timing correctness difficult to ascertain (program runs)
- Some speculation (value pred.) inaccurate
- Multiprocessor target much harder to implement
 - Result of load may depend on timing
 - Functional core(s) has (have) no notion of time
 - Some memory models may work

Limitations of the processor model

- RUU model is one implementation
 - Reservation station and reorder buffer merged
 - Separate load-store queue
 - Different implementations may vary widely
- No partial forwards on LSQ
 - (example: byte read after word write)

Limitations of the memory system

- No causality in memory system
 - All events are calculated at time of first access
- No address translation
 - All addresses virtual
- Fixed latency TLB misses, no traffic
- No MSHRs in memory hierarchy
- Accurate if memory system is lightly utilized
 - Memory extensions address these limitations

Limitations of the simulation accuracy

- No system code modeled
 - Future releases may rectify this
- No validation against real system
 - Hard problem
- Simulator may be inaccurate depending on research!!!
- YOU are responsible for determining accuracy!

Tutorial Overview

- Overview and basics
- Using the Tool Suite
- How to use sim-outorder
- How to build your own simulators
- How to modify the ISA
- How to use the memory extensions
- SimpleScalar limitations and caveats
- Wrapup

SimpleScalarTutorial _____

Wrapup

- Comments on tools
 - How can they be improved?
 - What other features are needed?
 - Is there a need in the community?
- Comments on tutorial
 - At the right level?
 - Worth doing again?
- Thanks for participating!

SimpleScalarTutorial

Page 2