

FET (Field Effect Transistor) :- (Current is due to majority carriers)  
(It is used to amplify weak signals)

Difference b/w BJT & FET :-

- ① BJT is bipolar while FET is unipolar  
bipolar indicate that current is due to majority & minority both  
unipolar " " " " " majority only
- ② BJT is current controlled device while FET is voltage controlled device
- ③ In case of BJT,  $I_C \approx \beta I_B$  while in the case of FET  

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$


( $I_{DSS}$  = saturation current)  
i.e. constant  
(so  $I_D$  is controlled by  $V_{GS}$ )
- ④ FET has high input impedance generally more than  $100M\Omega$   
BJT input impedance depend on configuration (generally  $1k\Omega$ )
- ⑤ FET is temp stable (parameter doesn't vary with temp)  
and in BJT  $I_{CO}$  depend on temp. ( $10^\circ \uparrow$  in temp double the value of saturation current)
- ⑥ FET is smaller in size compared to BJT
- ⑦ Low power dissipation in FET



- ⑦ FET has small gain ~~band~~ bandwidth product } <sup>2</sup> disadvantages of FET
- ⑧ slower compared to BJT
- ⑨ FET are small so can use to make ICs

# Structure of FET: (2 types)  $\begin{cases} \text{① n-channel} \\ \text{② p-channel} \end{cases}$

① n-channel: (Majority carriers are  $e^-$ ) (value of  $V_{GS} = -ve$ )




$\begin{cases} S = \text{Source} \\ D = \text{Drain} \\ G = \text{Gate} \end{cases}$

The channel provide path for  $e^-$  to flow

has 3 electrodes

Circuit representation -



$I_D$  = Drain Current

$I_S$  = Source "

$I_G$  = Gate "

at high impedance

$I_G = 0$  (at  $Z = \infty$ )


(so value of  $I_G$  can be ignored)



# characteristics: (output) (n-channel)

Note:


- Area b/w  $I_D$  & Pinchoff voltage represent ohmic region
- other is constant current region



## Conditions to draw Characteristic

- $V_{DS} = 0$  ,  $V_{GS} = -1V$
- vary voltage  $V_{GS}$

on  $\uparrow$   ~~$V_{GS}$~~  depletion region (P)  $\uparrow$  & become very narrow. So current will become constant.



~~Due to~~  $V_{GS}$ :

~~Due to~~ property of

## Properties of FET:

- FET can be used as voltage

controlled resistor

$$r_{id} = \frac{r_{i0}}{\left(1 - \frac{V_{GS}}{V_P}\right)^2}$$

no value of resistance for  $V_{GS} = 0$  and  $r_{id}$  is the any point b/w



② Resistance of FET in the ohmic region is controlled by  $V_{GS}$  &  $V_P$ , The value of  $V_P$  is constant hence the resistance  $r_{ds}$  is controlled by  $V_{GS}$ .

### # Transfer characteristic of FET


As we know that

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

when  $V_{GS} = 0$ ,  $I_D = I_{DSS}$

Transfer characteristic

output characteristic







② P-channel !

$$V_{GS} = +ve$$

(P-channel output  
output charact characteris-  
tic)



# Different structures of FET


- ① JFET
- ② MOSFET
- ③ MOS, (PMOS, CMOS, NMOS)

15 Nov

② MOSFET :- It is of 2 types

- ① Depletion
- ② Enhancement

① Depletion (n-channel) type MOSFET :-




$n^+$  = doping conc  
&  $n$  is very  
high

Gate is totally insulated  
from the channel  
So gate current = 0



when  $V_{GS} = 0$ , positive voltage  $V_{DS}$  attract the  $e^-$  from channel so there is free flow of electrons.




At  $V_{GS} = -6V$ , current  $I_D = 0$

Negative potential on the gate terminal generate the pressure on electron toward the substrate and holes from the p-side is attracted towards the n-channel.

similarly in case of enhancement type, the channel is enhanced (there is no physical n-channel available) by applying external DC voltage.


② In case of enhanced type, no physical channel is available. It is generated by the external DC voltage.

Diagram & graph same






# Symbolic representation of ~~Wes/late~~ MOSFET!




(n-channel)




or

direction of arrow towards gate in n-channel & outside gate in p-channel;



(p-channel)

## # FET Small Signal Model! Low signal or Small ~~sign~~ frequency signal model of FET



(low frequency model)

$$i_g = g_m V_{gs} + \frac{V_{ds}}{r_d}$$

$$g_m = \left. \frac{i_d}{V_{gs}} \right|_{V_{ds} = \text{const}}$$

( $g_m$  is transconductance)



drain resistance =

$$r_{id} = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs} = \text{const}}$$

$$\text{amplification factor } (\mu) = \left. - \frac{V_{ds}}{V_{gs}} \right|_{i_d = 0}$$

~~is output~~

\* output voltage is  $180^\circ$  phase shift with the input voltage.

$$\mu = g_m r_{id}$$


\* FET show the negative temp coefficient of  $g_m$  and  $i_{gs}$  due to that electron mobility decreases with temperature [but in case of BJT it show the temp coeff. there is condition of thermal runaway in BJT]

There is no condition of thermal runaway in FET.

Q-factor  
operating point



# FET biasing :-



for DC analysis capacitors are open and for AC analysis they should be shorted.

for DC analysis,  $I_G = 0$  because input impedance of FET =  $\infty$ .

$$V_{GS} = -V_{GG}$$

$$V_{DD} = I_D R_D + V_{DS}$$

Let  $V_{GG} = 2V$ ,  $I_{SS} = 10mA$ ,  $V_p = -8V$

$$I_D = I_{SS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

for DC  $V_{GS} = -V_{GG}$

$$I_D = 10mA \left(1 + \frac{2}{-8}\right)^2$$

$$V_{GS} = -V_{GG}$$

$$= 10mA (1 - 0.25)^2$$

$$= 10mA (0.75)^2 = \underline{\underline{5.63mA}}$$

$$V_{DD} = I_D R_D + V_{DS}$$

(Let  $V_{DD} = 16V$ ) given  
( $R_D = 2K\Omega$ ) given

$$V_{DS} = V_{DD} - I_D R_D$$

$$= 16 - 5.63 \times 2$$

$$V_{DS} = \underline{\underline{4.7V}} \text{ Ans}$$


$$V_{DS} = V_D - V_S \rightarrow 0$$

$$V_{DS} = V_D = \underline{\underline{4.7V}}$$



~~16 Nov~~

16 Nov



$$Z_i = 1M\Omega$$

$$Z_o = \frac{2 \times 25}{27} = 1.85k\Omega$$

$$A_v = -g_m(1.85) \\ = -(1.87)(1.85) = -3.46$$


$$V_{GS} = -2V$$

$$I_{DSS} = 10mA$$

$$V_P = -8V$$

$$r_d = 25k\Omega$$

Transfer characteristics:



$$g_m = g_{m0} \left( 1 - \frac{V_{GS}}{V_P} \right) = g_{m0} \left( 1 - \frac{(-2)}{-8} \right)$$


$$= g_{m0} \left( 1 - \frac{1}{4} \right)$$

$$g_m = 0.75 g_{m0}$$

$$g_m = 1.87$$



# AC analysis:



$$Z_i = ?$$

$$Z_o = ?$$

$$A_v = ?$$

$$\textcircled{1} \text{ Input Impedance } (Z_i) = R_G$$

$$\textcircled{2} \text{ output Impedance } (Z_o) = g_{d1} \parallel R_d$$

$$\textcircled{3} V_o = -g_m V_{gs} (g_{d1} \parallel R_d)$$

$$\textcircled{4} V_i = V_{gs} = -V_{GS}$$

$$\textcircled{5} V_o = -g_m V_i (g_{d1} \parallel R_d)$$

$$\frac{V_o}{V_i} = -g_m (g_{d1} \parallel R_d) \quad (\text{it is voltage gain } A_v)$$

$$\text{so } \boxed{A_v = -g_m (g_{d1} \parallel R_d)}$$

$$\textcircled{6} \text{ if } g_{d1} \geq 10 R_d$$

$$\boxed{A_v = -g_m R_d}$$

$$\textcircled{7} a_1 = g_m g_{d1} \quad (\text{amplification factor})$$

$$\textcircled{8} g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P}\right) = \frac{2}{|V_P|} (I_{DS} \times I_{DSS})^{1/2}$$




$$\textcircled{2} g_{m0} = \frac{-2 I_{DSS}}{V_p}$$


$g_{m0}$  is the value of  $g_m$  at  $V_{GS} = 0$

### ③ CMOS - (Complementary MOS) :

\* basic structure :-



\* logical representation -



logic=1 = +5V	logic=0 = 0V
logic=1 = -5V	logic=0 = 0V



①  $V_i = -V_{DD}$   
(logic = 1)

then

$Q_1 = \text{ON}$   
 $Q_2 = \text{OFF}$




$V_o = 0V$   
(logic = 0)

②  $V_i = 0V$   
(logic = 0)

then


$Q_1 = \text{OFF}$   
 $Q_2 = \text{ON}$

$V_o = -V_{DD}$   
(logic = 1)





## JFET



- ① 2 Junction ( $J_1$  &  $J_2$ )  
So 2 depletion region

② on  $\uparrow$  width of depletion region, Conduction  $\downarrow$  because width of n-channel will reduced

③ we can control the width of depletion region by Gate terminal.


$V_{GS}$  will control  $I_D$

④ Cause of  $e^-$  flow =  $V_{DS}$





# ★ Working of JFET!

Case 1:-  $V_{GS} = 0V$  And  $V_{DS} > 0V$



① upper depletion region increases more because potential at  $V_D = \text{max}$  & decreasing coming to end &  $V_S = 0V$   
 so  $V \uparrow \Rightarrow \text{dep region} \uparrow$

② Symbol:-






## Pinch off - Voltage -

when  $V_{DS}$  is that much high that depletion regions touches each other called pinch off voltage ( $V_{DS}$ )

$$V_p = V_{DS}$$

but practically depletion regions cannot touch each other as they are  $I_{DSS}$  due to  $I_D$  and if they touch  $I_D = 0$  results in destruction of depletion region



$I_{DSS} = \text{max}^m$  drain current when  $V_{GS} = 0V$  and  $V_{DS} > |V_p|$

↑  
this the current from Drain to source so ( $I_{DSS}$ )



Q) when  $V_{DS} > V_p$  what is effect of Depletion region?

Ans) Depletion region on top will not  $\uparrow$  as it cannot touch but at bottom it can  $\uparrow$ .

Q) when  $V_{DS} > V_p$  what is effect at  $I_D$ ?

Ans) as  $I_D = I_{DSS}$

& Current will not exceed  $I_{DSS}$

but if very large potential applied, the Junction will break down as  $I_D \gg I_{DSS}$

★ JFET as Constant Current source:-


when  $V_{DS} > V_p$

$$I_D = I_{DSS} = \text{Constant}$$



Case 2:-

$V_{GS} < 0V$  and  $V_{DS} > 0V$




- ① To  $\uparrow$  width of depletion region  $V_{DS} \downarrow$  & make more  $-ve$
- ② width of depletion region  $\uparrow$  as reverse biased.
- ③
- ④

Note:- Pinch-off voltage of case (i)  $>$  Pinch-off voltage of case (ii)

★ Saturation Condition- when  $I_D$  becomes constant even when  $\uparrow$  the  $V_{DS}$ .



## # Output/Drain characteristic of JFET:





# MOSFET

[Metal oxide semiconductor field Effect Transistor]


## ① Depletion type MOSFET

[There is a channel b/w drain & source]

## ② Enhancement type MOSFET


[There is no channel b/w Drain & source]

## ② Enhancement type MOSFET :-



n-type

when  $V_{GS}$  is small  
Capacitor act as  $p$ -type  
but on  $\uparrow V_{GS}$   
becomes  $n$  type



This process is known as inversion

so a channel will form b/w source and drain




★ Source and substrate are put at same potential internally connected so we get 3 terminals

# Threshold voltage! The voltage that results in significant amount of current to flow from source to drain. is called  $V_T$ . and the current is called drain current  $I_D$ .

★ when  $V_{GS} > V_T \Rightarrow I_D \uparrow$

# N-channel -



Case (i)  $V_{DS} = 0V$

then

$$V_{GS} = V_{GD}$$

width of depletion remains uniform



Case (ii)

$$\text{let } V_T = 1V$$

$$V_{GS} = 2V = V_{GD}$$

$$\text{as } V_{GS} > V_T$$

width of depletion region ↑


Case (iii)

$$V_{DS} = V_{GS} - V_T$$

$$V_{GD} = V_T$$

Is try to become zero  
but will not zero  
called pinchoff.


Drain & Transfer characteristic of MOSFET -




$$V_{eff} = V_{GS} - V_T$$



Symbol!



n-channel




p-channel



Pen down



# ① Depletion Type MOSFET -



- ① due to  $\text{SiO}_2$ , input impedance of mosfet is v. high
- ② S and B terminal connected internally
- ③ as here n-channel is present so  $V_{GS} = 0$  possible.
- ④ as  $V_{DS} \uparrow \Rightarrow I_D \uparrow$  but after sometime  $I_D = \text{constant}$  because as D terminal becomes more +ve and at junction reverse biasing will  $\uparrow \Rightarrow$  width of depletion region will increase.  $\therefore$  the channel becomes narrow so  $I_D$  becomes constant.

$$I_{DSS} = \text{max}^m \text{ depletion/drain current}$$

Note! for JFET  $V_{GS} \leq 0V$  so  $I_{DSS} = I_D = \text{max}^m \text{ current}$

for MOSFET  $V_{GS}$  can be +ve  $I_{DSS} = I_D$  & more can possible



# # Drain & Transfer characteristic of Depletion type MOSFET :-

