

Sub : _____


Day

Time :

Date : / /

MARCH 2014 - AUGUST 2015
STUDY PERIOD


Mohsin Ibna Hossain
AIUB, DLAC NOTE'S.



Sub : _____

Time : _____ Date : / /

In Sequential Circuits, the previous output
is the present input as well as present output.



Sub : _____

Time : _____ / _____ / _____


CATCHES

TESTED

RELEASED

• # Sequential Circuits:

⇒ In Sequential Circuits, the present output depends on the present input as well as past output/outputs.



• # SR Latch:


⇒ The basic storage element is called "LATCH".

There are two types:-
~~mm o m~~

1' NOR SR Latch.

2' NAND SR Latch

SR NOR Latch:-



TRUTH TABLE FOR NOR Gate:-

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Analyse the SR Latch:-

Case 1:-

If $S=0, R=1$; then $Q=0 \& \bar{Q}=1$

Ex: If $S=0, R=0$ then $Q=0 \& \bar{Q}=1$ → memory

Case 2:-

If $S=1, R=0$; then $Q=1 \& \bar{Q}=0$

Ex: If $S=0, R=0$; then $Q=1 \& \bar{Q}=0$ → memory

~~Case: 3:-~~
mon


if $S=1, R=1$ then:- $Q=0 \& \bar{Q}=0$

~~Ex:- if:-~~ $S=0, R=0$; then $Q=0 \& \bar{Q}=1$ } "Not Used"
~~Ex:-~~ $Q=1 \& \bar{Q}=0$ } cz its Break
 the rules.

~~Truth Table for SR Latch:- (NOR)~~

S	R	Q	\bar{Q}
0	0	Memory	Memory
0	1	0	1
1	0	1	0
1	1	Not Used	Not Used

~~SR NAND Latch:-~~



~~Truth table for NAND Gate:-~~

A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

Analyse the Latch

Case 1:-

If $S=0, R=1$ then $Q=1$ & $\bar{Q}=0$

Else if $S=1, R=1$ then $Q=1$ & $\bar{Q}=0 \rightarrow$ memory

Case 2:-

If $S=1, R=0$ then $Q=0$ & $\bar{Q}=1$

Else if $S=1, R=1$ then $Q=0$ & $\bar{Q}=1 \rightarrow$ memory

Case 3:-


If $S=0, R=0$, then $Q=1$ & $\bar{Q}=1 \rightarrow$ Not Used

Truth table for SR latch (NAND):-

S	R	Q	\bar{Q}
0	0	Not Used	
0	1	1	0
1	0	0	1
1	1		

memory

Exercise 1:




Determine the **Output(Q)** Waveform for **NAND SR Latches** that are initially **LOW**.

→ We Know,


~~Truth table for SR latch (NAND):~~

S	R	Q	\bar{Q}
0	0	Not Used	
0	1	1	0
1	0	0	1
1	1	Memory	




Sub : _____

Time : _____ / _____ / _____



Clock:-
~~~~~ o ~~~~~

⇒ It's a signal that goes from Low to High then again Low and repeats.

# Triggering Methods:-  
~~~~~ o ~~~~~

⇒ It's usually refer to how flip-flops and other sequential elements change their states.

If there are two types:-
~~~~~ o ~~~~~

1. Level-triggered.


2. Edge-triggered.

~~④~~ Level-triggered:

⇒ This flip-flops respond to the level of the clock signal, either high (+) or low (0).

~~④~~ Block Diagram  
for high level-


Triggers on high clock level



High Level Triggering

~~④~~ Block Diagram  
for low level-

Triggers on low clock level




Low Level Triggering

~~④~~ Edge-triggered:

⇒ These flip-flops change state on a specific edge of the clock signal, either the rising edge (positive edge) or the falling edge (negative edge).

~~④~~ Block Diagram  
For (+ve edge)


Triggers on this edge  
of the clock pulse



Positive Edge Triggering

~~④~~ Block Diagram  
for (-ve edge)

Triggers on this edge  
of the clock pulse



Negative Edge Triggering


Sub : \_\_\_\_\_

Time : \_\_\_\_\_ Date : / /

# FLIP FLOP

Sub : \_\_\_\_\_

Time : \_\_\_\_\_ / Date : \_\_\_\_\_ / \_\_\_\_\_




Sub:

Day

Time:

Date: / /

## # SR FLIP FLOP




# Truth table of SR Latch (NAND)

| S* | R* | Q        | Q̄ |
|----|----|----------|----|
| 0  | 0  | Not used |    |
| 0  | 1  | 1        | 0  |
| 1  | 0  | 0        | 1  |
| 1  | 1  | memory   |    |

$$\therefore S^* = (\overline{S \cdot CLK}) = \overline{S} + \overline{CLK}$$

$$\therefore R^* = (\overline{R \cdot CLK}) = \overline{R} + \overline{CLK}$$

# Block Diagram of SR Flip-Flop:-



# Truth table for SR FLIP-FLOP:-

| CLK | S | R | Q        | Q̄ |
|-----|---|---|----------|----|
| 0   | X | X | memory   |    |
| 1   | 0 | 0 | memory   |    |
| 1   | 0 | 1 | 0        | 1  |
| 1   | 1 | 0 | 1        | 0  |
| 1   | 1 | 1 | Not Used |    |

# Analyse the truth table:-

Case 1:-  
mon  
CLK = 0;

$$S^* = \overline{S} + \overline{1} = \overline{x} + \overline{1} = \overline{1}$$

$$R^* = \overline{R} + \overline{1} = \overline{x} + \overline{1} = \overline{1}$$

$$\therefore Q \text{ & } \bar{Q} = \text{memory}$$

Case 2:-  
mon  
CLK = 1

$$S^* = \overline{S}$$

$$R^* = \overline{R}$$

$$\text{Let, } S=0, R=0 \rightarrow 0$$

$$\therefore S^* = 1$$

$$R^* = 1$$

$$\therefore Q \text{ & } \bar{Q} = \text{memory}$$

Case 3:-  
mon  
from eq 0:-

$$\text{Let, } S=0, R=1$$

$$\therefore S^* = 1$$

$$R^* = 0$$

$$\therefore Q=0 \text{ & } \bar{Q}=1$$

Case 4:-  
mon  
from eq 0:-

$$\text{Let, } S=1, R=0$$

$$\therefore S^* = 0$$

$$R^* = 1$$

$$\therefore Q=1 \text{ & } \bar{Q}=0$$

Sub:

Day

Time:

Date: / /

### Characteristic

Truth Table for

SR Flip-Flop:-

| $Q_n$ | S | R | $Q_{n+1}$   |
|-------|---|---|-------------|
| 0     | 0 | 0 | 0           |
| 0     | 0 | 1 | 0           |
| 0     | 1 | 0 | 1           |
| 0     | 1 | 1 | Invalid (X) |
| 1     | 0 | 0 | 1           |
| 1     | 0 | 1 | 0           |
| 1     | 1 | 0 | 1           |
| 1     | 1 | 1 | Invalid (X) |

### Truth table for SR-Flip-flop

| CLK | S | R | $Q_{n+1}$ <sup>next state</sup> |
|-----|---|---|---------------------------------|
| 0   | X | X | $Q_n \rightarrow P.$ state      |
| 1   | 0 | 0 | $Q_n$                           |
| 1   | 0 | 1 | 0                               |
| 1   | 1 | 0 | 1                               |
| 1   | 1 | 1 | Invalid                         |

### Excitation Table:


| $Q_n$ | $Q_{n+1}$ | S | R |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | 0 |
| 1     | 0         | 0 | 1 |
| 1     | 1         | X | 0 |

### K-map for $Q_{n+1}$ :-

| $Q_n$ | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0     | 0  | 0  | X  | 1  |
| 1     | 1  | 0  | X  | 1  |

$$Q_{n+1} = Q_n R + S$$


## Exercise 2:



Determine the Output(Q) Waveform for SR FLIP FLOPS that are initially Reset

→ We Know,

| Truth table for SR-Flip-flop |   |   |                                       |
|------------------------------|---|---|---------------------------------------|
| clk                          | S | R | Q <sub>n+1</sub> → next state         |
| 0                            | X | X | Q <sub>n</sub> → P <sub>i</sub> state |
| 1                            | 0 | 0 | Q <sub>n</sub>                        |
| 1                            | 0 | 1 | 0                                     |
| 1                            | 1 | 0 | 1                                     |
| 1                            | 1 | 1 | Invalid                               |



m = memory


# D-Flip Flop

### # D FLIP FLOP

⇒ In "NAND" SR latch the invalid input condition of  $S=0, R=0$ . It is the drawback of the SR latch.

To avoid the drawback we need an inverter to connect the between the Set and Reset inputs. It ensures that at the same time S and R never equal to 1.

### # Logic Circuit with Block Diagram



### # T.T for D.F.F.

| CLK | D | $Q_{n+1}$ |
|-----|---|-----------|
| 0   | X | $Q_n$     |
| 1   | 0 | 0         |
| 1   | 1 | 1         |

### # Truth table for SR

| CLK | S | R | Q        | $\bar{Q}$ |
|-----|---|---|----------|-----------|
| 0   | X | X | memory   |           |
| 1   | 0 | 0 | memory   |           |
| 1   | 0 | 1 | 0        | 1         |
| 1   | 1 | 0 | 1        | 0         |
| 1   | 1 | 1 | Not Used |           |

## #Characteristic Table for D-flip-flop:-

| $Q_n$ | D | $Q_{n+1}$ |
|-------|---|-----------|
| 0     | 0 | 0         |
| 0     | 1 | 1         |
| 1     | 0 | 0         |
| 1     | 1 | 1         |

$$\therefore Q_{n+1} = D$$

we know:-


| CLK | D | $Q_{n+1}$ |
|-----|---|-----------|
| 0   | X | $Q_n$     |
| 1   | 0 | 0         |
| 1   | 1 | 1         |

## #Excitation Table for D-flip-flop:-

| $Q_n$ | $Q_{n+1}$ | D |
|-------|-----------|---|
| 0     | 0         | 0 |
| 0     | 1         | 1 |
| 1     | 0         | 0 |
| 1     | 1         | 1 |
|       | X         | 0 |
| 0     | 0         | 1 |
| 1     | 1         | 1 |




### Exercise 3:



Determine the Output(*Q*) Waveform for *D FLIP FLOPS* that are initially Reset

→ We Know,

| T-T for D.F.F. |   |           |
|----------------|---|-----------|
| CLK            | D | $Q_{n+1}$ |
| 0              | X | $Q_n$     |
| 1              | 0 | 0         |
| 1              | 1 | 1         |



*m = memory*


### Exercise 4:



Determine the Output(Q) Waveform for **D FLIP FLOPS** that are initially Reset

→ We Know,

| Truth Table for D.F.F. |   |           |
|------------------------|---|-----------|
| CLK                    | D | $Q_{n+1}$ |
| 0                      | X | $Q_n$     |
| 1                      | 0 | 0         |
| 1                      | 1 | 1         |



Sub : \_\_\_\_\_


Time : \_\_\_\_\_

Date : / /


# JK FLIP FLOP

### # JK Flip-Flop:

⇒ The JK flip flop is similar to the SR flip flop but there is no change in state when  $J=0$  &  $K=0$ .



### Block Diagram:



Similar to SR flip-flop

T.T Box JK F.F.

| CLK | J | K | Q <sub>n+1</sub>        |
|-----|---|---|-------------------------|
| 0   | x | x | Q <sub>n</sub> (memory) |
| +   | 0 | 0 | Q <sub>n</sub> (memory) |
| +   | 0 | 1 | 0                       |
| +   | 1 | 0 | 1                       |
| +   | 1 | 1 | Q <sub>n</sub> (toggle) |

### Analyse the T.T.

Case 5:-

$$\text{CLK} = 1$$

~~Let~~  $Q = 0, \bar{Q} = 1$

Note  $J = 1, K = 1$

$$\therefore Q = 0, 1, 0, 1, \dots \&$$

$$\bar{Q} = 1, 0, 1, 0, \dots$$

$$\therefore Q_{n+1} = 0$$

$$\begin{array}{c} 1 \\ 0 \\ 1 \\ \vdots \\ Q_n \end{array}$$

## # Characteristic Table:-

| $Q_n$ | $J$ | $K$ | $Q_{n+1}$ |
|-------|-----|-----|-----------|
| 0     | 0   | 0   | 0         |
| 0     | 0   | 1   | 0         |
| 0     | 1   | 0   | 1         |
| 0     | 1   | 1   | 1         |
| 1     | 0   | 0   | 1         |
| 1     | 0   | 1   | 0         |
| 1     | 1   | 0   | 1         |
| 1     | 1   | 1   | 0         |

If we know,  
T-T. for JK-BB

| clk | $J$ | $K$ | $Q_{n+1}$ |
|-----|-----|-----|-----------|
| 0   | X   | X   | $Q_n$     |
| 1   | 0   | 0   | $Q_n$     |
| 1   | 0   | 1   | 0         |
| 1   | 1   | 0   | 1         |
| 1   | 1   | 1   | $Q_n$     |

K-map for  $Q_{n+1}$ :

| $Q_n$ | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0     | 0  | 0  | 1  | 1  |
| 1     | 1  | 0  | 0  | 1  |

$$\therefore Q_{n+1} = Q_n \bar{K} + \bar{Q}_n J$$

## Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

K-map for  $J$ :

| $Q_n$ | 0 | 1 |
|-------|---|---|
| 0     | 0 | 1 |
| 1     | X | X |


$$J = Q_{n+1}$$

K-map for  $K$ :

| $Q_n$ | 0 | 1 |
|-------|---|---|
| 0     | X | X |
| 1     | 1 | 0 |

$$K = \overline{Q_{n+1}}$$


### Exercise 5:



Determine the Output(Q) Waveform for JK FLIP FLOPS that are initially Reset and the flip flop is negative edge triggered.


→ We Know,

| JK T-T Bar JK ff |   |   |                         |
|------------------|---|---|-------------------------|
| CLK              | J | K | Q <sub>n+1</sub>        |
| 0                | x | x | Q <sub>n</sub> (memory) |
| 1                | 0 | 0 | Q <sub>n</sub> (memory) |
| 1                | 0 | 1 | 0                       |
| 1                | 1 | 0 | 1                       |
| 1                | 1 | 1 | Q <sub>n</sub> (toggle) |




Sub : \_\_\_\_\_

Time : \_\_\_\_\_ Date : / /



# T flip-flop:

Logic Circuit & Block Diagram:



T-T for T.FF:-

| clk | T | $Q_{n+1}$              |
|-----|---|------------------------|
| 0   | X | $Q_n$ (memory)         |
| 1   | 0 | $Q_n$ (memory)         |
| 1   | 1 | $\bar{Q}_n$ (Toggling) |

Characteristic Table:-

| $Q_n$ | T | $Q_{n+1}$ |
|-------|---|-----------|
| 0     | 0 | 0         |
| 0     | 1 | 1         |
| 1     | 0 | 1         |
| 1     | 1 | 0         |

$$\therefore Q_{n+1} = Q_n \oplus T$$

Excitation Table:-


| $Q_n$ | $Q_{n+1}$ | T |
|-------|-----------|---|
| 0     | 0         | 0 |
| 0     | 1         | 1 |
| 1     | 0         | 1 |
| 1     | 1         | 0 |

$$T = Q_n \oplus Q_{n+1}$$

## FF Preset & Clear Inputs

- 1. They are the direct inputs or overriding inputs or asynchronous inputs.
- 2. The synchronous inputs are S, R, J, K, D, & T

### FF Logic Circuit:

if

preset = 0, Then  $Q_n = 1 \& \bar{Q}_n = 0$


if

clear = 0, Then  $Q_n = 0 \& \bar{Q}_n = 1$

What even be the value of  
clock & synchronous inputs.

### FF Block Diagram:

#### for Active Low:




### FF Truth Table

| PR | clk | $Q_n$    |
|----|-----|----------|
| 0  | 0   | Not used |
| 0  | 1   | 1        |
| 1  | 0   | 0        |
| 1  | 1   | 1        |

F.F will Perform Normally.

### Exercise 6:




Determine the **Output(Q)** Waveform for **JK FLIP FLOPS** that are initially **Reset** and the flip flop is **negative edge triggered**.

→ We Know,

| JK T-T Bar J-K-f |   |   |            |
|------------------|---|---|------------|
| clk              | J | K | Qn+1       |
| 0                | x | x | Qn(memory) |
| +                | 0 | 0 | Qn(memory) |
| +                | 0 | 1 | 0          |
| +                | 1 | 0 | 1          |
| +                | 1 | 1 | Qn(toggle) |

JK Truth Table

| PR | CP | On                        |
|----|----|---------------------------|
| 0  | 0  | Not used                  |
| 0  | 1  | 1                         |
| 1  | 0  | 0                         |
| 1  | 1  | F.F will perform Normally |



Sub : \_\_\_\_\_


Time : \_\_\_\_\_ Date : / /

# Counters


## JK Counter!

⇒ It's a Sequential Circuit and it ~~just~~ simply Counts.

## Example!



Analyse the Input & output clock frequency



## Truth Table

| CLK | Q_B | Q_A |
|-----|-----|-----|
| 0   | 0   | 0   |
| 1   | 0   | 1   |
| 2   | 1   | 0   |
| 3   | 1   | 1   |

## Types of Counters:-

⇒ There are two types:-


1' Asynchronous Counters (Ripple Counters)

2' Synchronous Counters.

## Asynchronous Vs Synchronous:-


### Asynchronous

⇒ Flip Flop are Connected in Such a way that the O/P of 1<sup>st</sup> flip flop drives the clock of next flip flop



### Synchronous

⇒ There is no connection between o/p of 1<sup>st</sup> flip flop and clock of next flip flop. F.F are clocked simultaneously.



| A <sub>1</sub> | A <sub>0</sub> | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|
| 0              | 0              | 0              | 0              | 0              |
| 1              | 0              | 1              | 0              | 0              |
| 0              | 1              | 0              | 1              | 0              |
| 1              | 1              | 1              | 1              | 0              |


## # Classification of Counters

---


- 1: Up Counter
- 2: Down Counter
- 3: Up/Down Counter

## # 3 Bit Asynchronous Up Counter

---




Q) Analyse the Clock Diagram:-




## # Table for 3 bit Asy. Up Counter

| Clock               | $Q_0$ | $Q_1$ | $Q_2$ | Decimal eq |
|---------------------|-------|-------|-------|------------|
| Initially           | 0     | 0     | 0     | 0          |
| 1 <sup>st</sup> (↓) | 0     | 0     | 1     | 1          |
| 2 <sup>nd</sup> (↓) | 0     | 1     | 0     | 2          |
| 3 <sup>rd</sup> (↓) | 0     | 1     | 1     | 3          |
| 4 <sup>th</sup> (↓) | 1     | 0     | 0     | 4          |
| 5 <sup>th</sup> (↓) | 1     | 0     | 1     | 5          |
| 6 <sup>th</sup> (↓) | 1     | 1     | 0     | 6          |
| 7 <sup>th</sup> (↓) | 1     | 1     | 1     | 7          |

## # 4-Bit Asynchronous Up Counter



## Analyse the Clock Diagram



Truth table for 4 bit asynchronous Up Counter


| Clock Cycles | Output Bits |    |    |    | Decimal Value |
|--------------|-------------|----|----|----|---------------|
|              | QA          | QB | QC | QD |               |
| 1            | 0           | 0  | 0  | 0  | 0             |
| 2            | 0           | 0  | 0  | 1  | 1             |
| 3            | 0           | 0  | 1  | 0  | 2             |
| 4            | 0           | 0  | 1  | 1  | 3             |
| 5            | 0           | 1  | 0  | 0  | 4             |
| 6            | 0           | 1  | 0  | 1  | 5             |
| 7            | 0           | 1  | 1  | 0  | 6             |
| 8            | 0           | 1  | 1  | 1  | 7             |
| 9            | 1           | 0  | 0  | 0  | 8             |
| 10           | 1           | 0  | 0  | 1  | 9             |
| 11           | 1           | 0  | 1  | 0  | 10            |
| 12           | 1           | 0  | 1  | 1  | 11            |
| 13           | 1           | 1  | 0  | 0  | 12            |
| 14           | 1           | 1  | 0  | 1  | 13            |
| 15           | 1           | 1  | 1  | 0  | 14            |
| 16           | 1           | 1  | 1  | 1  | 15            |

Sub: \_\_\_\_\_


Day: \_\_\_\_\_

Time: \_\_\_\_\_ Date: / /

### 3 Bit Down Counters; (Asynchronous)



Analysing the clock Diagram:-



## # State Diagram of a Counter

→ 2-Bit Up Counter!

$$\rightarrow \text{Total State for 2 bits} = 4$$

$$\rightarrow \text{MAX Count} = 4 - 1 = 3$$

The Combinations are!

| Q <sub>B</sub> | Q <sub>A</sub> | Count |
|----------------|----------------|-------|
| 0              | 0              | 0     |
| 0              | 1              | 1     |
| 1              | 0              | 2     |
| 1              | 1              | 3     |

→ 2-Bit Down Counter!


$$\rightarrow \text{Total State for 2 bits} = 4$$

$$\rightarrow \text{MAX Count} = 4 - 1 = 3$$


The Combinations are!

| Q <sub>B</sub> | Q <sub>A</sub> | Count |
|----------------|----------------|-------|
| 1              | 1              | 3     |
| 1              | 0              | 2     |
| 0              | 1              | 1     |
| 0              | 0              | 0     |

State Diagram



State Diagram



3-bit UP-down Counter


$$\rightarrow \text{Total State for 3 bits} = 8$$

$$\rightarrow \text{MAX Count} = 8 - 1 = 7$$

The Combinations are!

| Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | Count |
|----------------|----------------|----------------|-------|
| 0              | 0              | 0              | 0     |
| 0              | 0              | 1              | 1     |
| 0              | 1              | 0              | 2     |
| 0              | 1              | 1              | 3     |
| 1              | 0              | 0              | 4     |
| 1              | 0              | 1              | 5     |
| 1              | 1              | 0              | 6     |
| 1              | 1              | 1              | 7     |

State Diagram



## # MOD Counters! -

⇒ MOD Counters are cascaded Counter circuits which count to a set modulus value before resetting.

Some of them are:-

1. Asynchronous Counter for 2 bit (known as MOD-4)

2. Asynchronous Counter for 3 bit (known as MOD-8)

3. Asynchronous Counter for Decade (known as MOD-10)

4. MOD-12 Ripple Counter

5. MOD-6 Ripple Counter

## # MOD-6 Ripple Counter


Using MOD-8 Counter:-

T.T for MOD-8


| C | B | A | Decimal Value |
|---|---|---|---------------|
| 0 | 0 | 0 | 0             |
| 0 | 0 | 1 | 1             |
| 0 | 1 | 0 | 2             |
| 0 | 1 | 1 | 3             |
| 1 | 0 | 0 | 4             |
| 1 | 0 | 1 | 5             |
| 1 | 1 | 0 | 6             |
| 1 | 1 | 1 | 7             |

$$\text{Max Count} = 6 - 1 \\ = 5$$

## Logic circuit



## Analyse the Clock Diagram:-



## Important Points:-

1. Negative edge triggered  $\rightarrow Q$  is clock  $\rightarrow$  Up Counter
2. Positive edge triggered  $\rightarrow \bar{Q}$  is clock  $\rightarrow$  Up Counter
3. Negative edge triggered  $\rightarrow \bar{Q}$  is clock  $\rightarrow$  Down Counter
4. Positive edge triggered  $\rightarrow Q$  is clock  $\rightarrow$  Down Counter

Sub: \_\_\_\_\_

Day \_\_\_\_\_


Time: \_\_\_\_\_

Date: / /

## # Decade (DOD) Ripple Counter - (MOD 10)

→ Draw the State Diagram:-

here, No. of State = 10




$$\begin{aligned} \text{Max Count} &= 10 - 1 \\ &= 9 \end{aligned}$$

# Truth Table for MOD10

| clk | Q <sub>D</sub> | Q <sub>C</sub> | Q <sub>B</sub> | Q <sub>A</sub> | BD |
|-----|----------------|----------------|----------------|----------------|----|
| 1   | 0              | 0              | 0              | 0              | 0  |
| 2   | 0              | 0              | 0              | 1              | 1  |
| 3   | 0              | 0              | 1              | 0              | 2  |
| 4   | 0              | 0              | 1              | 1              | 3  |
| 5   | 0              | 1              | 0              | 0              | 4  |
| 6   | 0              | 1              | 0              | 1              | 5  |
| 7   | 0              | 1              | 1              | 0              | 6  |
| 8   | 0              | 1              | 1              | 1              | 7  |
| 9   | 1              | 0              | 0              | 0              | 8  |
| 10  | 1              | 0              | 0              | 1              | 9  |
| 11  | 1              | 0              | 1              | 0              | 10 |
| 12  | 1              | 0              | 1              | 1              |    |
| 13  | 1              | 1              | 0              | 0              |    |
| 14  | 1              | 1              | 0              | 1              |    |
| 15  | 1              | 1              | 1              | 0              |    |

# Circuit Design:-




Sub : \_\_\_\_\_

Day \_\_\_\_\_

Time : \_\_\_\_\_

Date : / /




# Asynchronous MOD-12 Counter:-

⇒ Draw the state Diagram:-

hence, No. of State = 12


Max Count = 12 - 1



# Truth Table for MOD16

| clk | Q <sub>A</sub> | Q <sub>B</sub> | Q <sub>C</sub> | Q <sub>D</sub> | BCD |
|-----|----------------|----------------|----------------|----------------|-----|
| 1   | 0              | 0              | 0              | 0              | 0   |
| 2   | 0              | 0              | 0              | 1              | 1   |
| 3   | 0              | 0              | 1              | 0              | 2   |
| 4   | 0              | 0              | 1              | 1              | 3   |
| 5   | 0              | 1              | 0              | 0              | 4   |
| 6   | 0              | 1              | 0              | 1              | 5   |
| 7   | 0              | 1              | 1              | 0              | 6   |
| 8   | 0              | 1              | 1              | 1              | 7   |
| 9   | 1              | 0              | 0              | 0              | 8   |
| 10  | 1              | 0              | 0              | 1              | 9   |
| 11  | 1              | 0              | 1              | 0              | 10  |
| 12  | 1              | 0              | 1              | 1              | 11  |
| 13  | 1              | 1              | 0              | 0              | 12  |
| 14  | 1              | 1              | 0              | 1              | 13  |
| 15  | 1              | 1              | 1              | 0              | 14  |

# Circuit Diagram:-



# Synchronous  
Counters

Sub: \_\_\_\_\_

Day \_\_\_\_\_

Time: / /

Date: / /

## # How to Design Synchronous Counter:-

- ⇒ Step 1:- Decide the number of flip-flops & which one?
- ⇒ Step 2:- Excitation table for the flip-flops.
- ⇒ Step 3:- Draw state diagram & circuit excitation Table
- ⇒ Step 4:- Obtain simplified equations using "K" map.
- ⇒ Step 5:- Draw the logic diagram.


### 2-bit synchronous up Counter/-

Step: 1:-

For 2bit we need two  
Flip Flop (JK FF)

Step: 2:-

| Qn | Qn+1 | J | K |
|----|------|---|---|
| 0  | 0    | 0 | X |
| 0  | 1    | 1 | X |
| 1  | 0    | X | 1 |
| 1  | 1    | X | 0 |

Step: 3:-

(1)

Ckt excitation Table/-

| Q1 | Q2 | Q1* | Q2* | J1 | K1 | J2 | K2 |
|----|----|-----|-----|----|----|----|----|
| 0  | 0  | 0   | 1   | 0  | X  | 1  | X  |
| 0  | 1  | 1   | 0   | 1  | X  | X  | 1  |
| 1  | 0  | 1   | 1   | X  | 0  | 1  | X  |
| 1  | 1  | 0   | 0   | X  | 1  | X  | 1  |

Step: 4:-For  $J_1 = 0$  -

| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 0     | 0     | 1     |
| 1     | X     | 0     | X     |

| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 0     | X     | X     |
| 1     | 0     | 1     | 1     |

for  $J_2 = 0$  -

| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 1     | 1     | X     |
| 1     | 1     | 0     | X     |

for  $K_2 = 0$  -



| $Q_1$ | $Q_2$ | $J_1$ | $K_1$ |
|-------|-------|-------|-------|
| 0     | 0     | X     | 1     |
| 1     | X     | 1     | 1     |

$J_1 = Q_2$

$K_1 = Q_2$

$J_2 = 1$

$K_2 = 1$

Step: 5:-Analyse the output waveforms


Sub: \_\_\_\_\_

Day \_\_\_\_\_  
 Time: / / Date: / /

## # 3-Bit Synchronous Up Counter Using JK flip flop:-

⇒ Step 1:-  
For 3 bit we need 3 JK flip flop

⇒ Step 2:-  
① State diagram:-



⇒ Step 3:-

K-map for  $J_C$

| $Q_C$ | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| 0     | 0         | 0  | 1  | X  | 0  |
| 1     | X         | X  | X  | 1  | X  |

$$\therefore J_C = Q_B Q_A$$

K-map for  $K_C$

| $Q_C$ | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| 0     | 0         | X  | X  | X  | X  |
| 1     | 0         | 0  | 1  | 0  | X  |

$$\therefore K_C = Q_B Q_A$$

K-map for  $J_B$

| $Q_C$ | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| 0     | 0         | 1  | X  | X  | X  |
| 1     | 0         | 1  | X  | 1  | X  |

$$\therefore J_B = Q_A$$

K-map for  $K_B$

| $Q_C$ | $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-------|-----------|----|----|----|----|
| 0     | 0         | X  | X  | 1  | 0  |
| 1     | X         | X  | 1  | 1  | 0  |

$$\therefore K_B = Q_A$$

Sub:

Day

Time:

Date: / /

K-map for  $J_A$ 



|                |                | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----------------|----------------|-------------------------------|----|----|----|----|
|                |                | Q <sub>e</sub>                | 0  | 1  | 1  | 1  |
| Q <sub>e</sub> | J <sub>A</sub> | 00                            | 1  | X  | X  | 1  |
|                |                | 01                            | 1  | X  | X  | 1  |

K-map for  $J_A$ 

|                |                | Q <sub>B</sub> Q <sub>A</sub> | 00 | 01 | 11 | 10 |
|----------------|----------------|-------------------------------|----|----|----|----|
|                |                | Q <sub>e</sub>                | 0  | 1  | 1  | 1  |
| Q <sub>e</sub> | J <sub>A</sub> | 00                            | X  | 1  | 1  | X  |
|                |                | 01                            | X  | 1  | 1  | X  |

$$\therefore J_A = 1$$

$$\therefore K_A = 1$$

Step: 5:-Draw the logic circuit:-#Clock Diagram:-

## 4-Bit Synchronous Up Counter Using JK flip flop

### Step 1:


→ For 4 bit we need 4 JK flip flop

### Step 2:

→ Draw the JK Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

### Step 3.1:



### Step 3.2:

CKT Excitation Table

| $Q_D$ | $Q_C$ | $Q_B$ | $Q_A$ | $Q_D^*$ | $Q_C^*$ | $Q_B^*$ | $Q_A^*$ | $J_D$ | $K_D$ | $J_C$ | $K_C$ | $J_B$ | $K_B$ | $J_A$ | $K_A$ |
|-------|-------|-------|-------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0       | 0       | 0       | 1       | 0     | X     | 0     | X     | 0     | X     | 1     | X     |
| 0     | 0     | 0     | 1     | 0       | 0       | 1       | 0       | 0     | X     | 0     | X     | 1     | X     | X     | 1     |
| 0     | 0     | 1     | 0     | 0       | 0       | 1       | 1       | 0     | X     | 0     | X     | X     | 0     | 1     | X     |
| 0     | 0     | 1     | 1     | 0       | 1       | 0       | 0       | 0     | X     | 1     | X     | X     | 1     | X     | 1     |
| 0     | 1     | 0     | 0     | 0       | 1       | 0       | 1       | 0     | X     | X     | 0     | 0     | X     | 1     | X     |
| 0     | 1     | 0     | 1     | 0       | 1       | 1       | 0       | 0     | X     | X     | 0     | 1     | X     | X     | 1     |
| 0     | 1     | 1     | 0     | 0       | 1       | 1       | 1       | 0     | X     | X     | 0     | X     | 0     | 1     | X     |
| 0     | 1     | 1     | 1     | 1       | 0       | 0       | 0       | 1     | X     | X     | 1     | X     | 1     | X     | 1     |
| 1     | 0     | 0     | 0     | 1       | 0       | 0       | 1       | X     | 0     | 0     | X     | 0     | X     | 1     | X     |
| 1     | 0     | 0     | 1     | 1       | 0       | 1       | 0       | X     | 0     | 0     | X     | 1     | X     | X     | 1     |
| 1     | 0     | 1     | 0     | 1       | 0       | 1       | 1       | X     | 0     | 0     | X     | X     | 0     | 1     | X     |
| 1     | 0     | 1     | 1     | 1       | 1       | 0       | 0       | X     | 0     | 1     | X     | X     | 1     | X     | 1     |
| 1     | 1     | 0     | 0     | 1       | 1       | 1       | 1       | 0     | X     | 0     | X     | 0     | 0     | X     | 1     |
| 1     | 1     | 0     | 1     | 1       | 1       | 1       | 0       | 1     | X     | 0     | X     | 0     | 1     | X     | 1     |
| 1     | 1     | 1     | 0     | 1       | 1       | 1       | 1       | X     | 0     | 1     | X     | 1     | X     | 0     | 1     |
| 1     | 1     | 1     | 1     | 0       | 0       | 0       | 0       | X     | 1     | X     | 1     | X     | 1     | X     | 1     |

### Step 4:

→ K-Map for  $J_D$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | 0  | 0  | 0  | 0  |
| 01            | 0  | 0  | 1  | 0  |
| 11            | X  | X  | X  | X  |
| 10            | X  | X  | X  | X  |

$$\therefore \bar{J}_D = Q_C Q_B Q_A$$

→ K-Map for  $K_D$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | X  | X  | X  | X  |
| 01            | X  | X  | X  | X  |
| 11            | 0  | 0  | 1  | 0  |
| 10            | 0  | 0  | 0  | 0  |

$$\therefore K_D = Q_C Q_B Q_A$$

→ K-Map for  $J_C$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | 0  | 0  | 1  | 0  |
| 01            | X  | X  | X  | X  |
| 11            | X  | X  | X  | X  |
| 10            | 0  | 0  | 1  | 0  |

$$\therefore \bar{J}_C = Q_B Q_A$$

→ K-Map for  $K_C$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | X  | X  | X  | X  |
| 01            | 0  | 0  | 1  | 0  |
| 11            | 0  | 0  | 1  | 0  |
| 10            | X  | X  | X  | X  |

$$\therefore K_C = Q_B Q_A$$

→ K-Map for  $J_B$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | 0  | 1  | X  | X  |
| 01            | 0  | 1  | X  | X  |
| 11            | 0  | 1  | X  | X  |
| 10            | 0  | 1  | X  | X  |

$$\therefore \bar{J}_B = Q_A$$

→ K-Map for  $K_B$ :

| $Q_C Q_B Q_A$ | 00 | 01 | 11 | 10 |
|---------------|----|----|----|----|
| 00            | X  | X  | 1  | 0  |
| 01            | X  | X  | 1  | 0  |
| 11            | X  | X  | 1  | 0  |
| 10            | X  | X  | 1  | 0  |

$$\therefore K_B = Q_A$$

→ K-Map for  $J_A$ :

| $\bar{Q}_D Q_A$ | 00 | 01 | 11 | 10 |
|-----------------|----|----|----|----|
| 00              | 1  | x  | x  | 1  |
| 01              | 1  | x  | x  | 1  |
| 11              | 1  | x  | x  | 1  |
| 10              | 1  | x  | x  | 1  |

$$\therefore \bar{J}_A = 1$$


→ K-Map for  $K_A$ :

| $\bar{Q}_D Q_A$ | 00 | 01 | 11 | 10 |
|-----------------|----|----|----|----|
| 00              | x  | 1  | 1  | x  |
| 01              | x  | 1  | 1  | x  |
| 11              | x  | 1  | 1  | x  |
| 10              | x  | 1  | 1  | x  |


$$\therefore \bar{K}_A = 1$$

Step 5:

→ Draw the Circuit Diagram:



Timing diagram of 4-Bit Synchronous Up Counter:



## 4-Bit Synchronous Decade BCD Counter Using JK flip flop

### Step 1:


→ For 4 bit we need 4 JK flip flop

### Step 2:

→ Draw the JK Excitation Table:

| $Q_n$ | $Q_{n+1}$ | $J$ | $K$ |
|-------|-----------|-----|-----|
| 0     | 0         | 0   | X   |
| 0     | 1         | 1   | X   |
| 1     | 0         | X   | 1   |
| 1     | 1         | X   | 0   |

### Step 3.1:



### Step 3.2:

CKT Excitation Table

| $Q_D$ | $Q_C$ | $Q_B$ | $Q_A$ | $Q_D^*$ | $Q_C^*$ | $Q_B^*$ | $Q_A^*$ | $J_D$ | $K_D$ | $J_C$ | $K_C$ | $J_B$ | $K_B$ | $J_A$ | $K_A$ |
|-------|-------|-------|-------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0       | 0       | 0       | 1       | 0     | X     | 0     | X     | 0     | X     | 1     | X     |
| 0     | 0     | 0     | 1     | 0       | 0       | 1       | 0       | 0     | X     | 0     | X     | 1     | X     | 0     | 1     |
| 0     | 0     | 1     | 0     | 0       | 0       | 1       | 1       | 0     | X     | 0     | X     | 0     | 1     | 1     | X     |
| 0     | 0     | 1     | 1     | 0       | 1       | 0       | 0       | 0     | X     | 1     | X     | X     | 1     | X     | 1     |
| 0     | 1     | 0     | 0     | 0       | 1       | 0       | 1       | 0     | X     | X     | 0     | 0     | X     | 1     | X     |
| 0     | 1     | 0     | 1     | 0       | 1       | 1       | 0       | 0     | X     | X     | 0     | 1     | X     | X     | 1     |
| 0     | 1     | 1     | 0     | 0       | 1       | 1       | 1       | 0     | X     | X     | 0     | X     | 0     | 1     | X     |
| 0     | 1     | 1     | 1     | 1       | 0       | 0       | 0       | 1     | X     | X     | 1     | X     | 1     | X     | 1     |
| 1     | 0     | 0     | 0     | 1       | 0       | 0       | 1       | X     | 0     | 0     | X     | 0     | X     | 1     | X     |
| 1     | 0     | 0     | 1     | 0       | 0       | 0       | X       | 1     | 0     | X     | 0     | X     | X     | X     | 1     |

### Step 4:

→ K-Map for  $J_D$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 0  | 0  | 0  |
| 01        | 0  | 0  | 1  | 0  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$\therefore \bar{J}_D = \bar{Q}_C Q_B Q_A$$

→ K-Map for  $K_D$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | X  | X  |
| 01        | X  | X  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | 0  | 1  | X  | X  |

$$\therefore K_D = Q_A$$

→ K-Map for  $J_C$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 0  | 1  | 0  |
| 01        | X  | X  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | 0  | 0  | X  | X  |

$$\therefore \bar{J}_C = Q_B Q_A$$

→ K-Map for  $K_C$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | X  | X  |
| 01        | 0  | 0  | 1  | 0  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$\therefore K_C = Q_B Q_A$$

→ K-Map for  $J_B$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | 0  | 1  | X  | X  |
| 01        | 0  | 1  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | 0  | 0  | X  | X  |

$$\therefore \bar{J}_B = \bar{Q}_D Q_A$$

→ K-Map for  $K_B$ :

| $Q_B Q_A$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | 1  | 0  |
| 01        | X  | X  | 1  | 0  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$\therefore K_B = Q_A$$

→ K-Map for  $J_A$ :

|    | $\bar{Q}_B \bar{Q}_A$ | 00 | 01 | 11 | 10 |
|----|-----------------------|----|----|----|----|
| 00 | 1                     | x  | x  | 1  |    |
| 01 | 1                     | x  | x  | 1  |    |
| 11 | x                     | x  | x  | x  |    |
| 10 | 1                     | x  | x  | x  |    |

$$\therefore J_A = 1$$


→ K-Map for  $K_A$ :

|    | $\bar{Q}_B \bar{Q}_A$ | 00 | 01 | 11 | 10 |
|----|-----------------------|----|----|----|----|
| 00 | x                     | 1  | 1  | x  |    |
| 01 | x                     | 1  | 1  | x  |    |
| 11 | x                     | x  | x  | x  |    |
| 10 | x                     | 1  | x  | x  |    |


$$\therefore K_A = 1$$

Step 5:

→ Draw the Circuit Diagram:



Timing diagram of 4-Bit Synchronous Up Counter



Sub :

Time : / / Date : / /

# UP/DOWN  
Counters: