{"payload":{"header_redesign_enabled":false,"results":[{"id":"40386693","archived":false,"color":"#b2b7f8","followers":100,"has_funding_file":false,"hl_name":"MIPSfpga/mipsfpga-plus","hl_trunc_description":"MIPSfpga+ allows loading programs via UART and has a switchable clock","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":40386693,"name":"mipsfpga-plus","owner_id":13701443,"owner_login":"MIPSfpga","updated_at":"2019-06-27T13:07:41.484Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":89,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMIPSfpga%252Fmipsfpga-plus%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/MIPSfpga/mipsfpga-plus/star":{"post":"ZAMrx37PYtgWsrjoTAeSXtfkI7mZzA8SHiGRwxuVzE8WQ-VIJf7D2BE22eOS2iodZ_TCXJPMVaqEkemeUrajSg"},"/MIPSfpga/mipsfpga-plus/unstar":{"post":"vb_UcYmSVAA4t0dt_Ev-aRkeXMxoj37X1bALAXxFP9SmvzjOzaPRJ0-NU6oHacQxRA2jZ6R70jpUuXjphUF0Nw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"MaOpZDrJ_xp5bxFDdXbP5LnoiL9s-7NsE3vZd2eEsFpujCyr-cVmsMXavgEWEeBp4mFf1XO5pmZM2OORDuuDTw"}}},"title":"Repository search results"}