SchoolMIPS CPU Core

Young Russian Chip Architects

Project download link:

https://github.com/MIPSfpga/schoolMIPS

Project documents:

https://github.com/MIPSfpga/schoolMIPS/tree/master/doc

Thanks to

- David Harris and Sarah Harris, the authors of the great book "Digital Design and Computer Architecture".
 SchoolMIPS is based on the CPU that is described in this book
- the team of the "Digital Design and Computer Architecture" book translators
- "Young Russian Chip Architects" Conference Members
- Yuri Panchul, Senior Hardware Design Engineer at Imagination Technologies and MIPS. The author of the SchoolMIPS Idea.
- Stanislav Zhelnio, CPU architecture, code and docs
- Alexander Romanov, MIEM HSE, CPU architecture, test and port

What is SchoolMIPS?

- the simplest CPU core
- designed for using in the basic course of digital design and computer architecture
- written on pure Verilog
- consider subset of MIPS instructions

Introduction

 Microarchitecture: how to implement an architecture in hardware

- Processor:
 - Datapath: functional blocks
 (ALU, Register File, etc)
 - Control: control signals

Application Software	programs
Operating Systems	device driver
Architecture	instructions registers
Micro- architecture	datapaths controllers
Logic	adders memories
Digital Circuits	AND gates NOT gates
Analog Circuits	amplifiers filters
Devices	transistors diodes
Physics	electrons

Microarchitecture

- Multiple implementations for a single architecture :
 - Single-cycle: Each instruction executes in a single cycle
 - Multicycle: Each instruction is broken into series of shorter steps
 - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

The SchoolMIPS CPU

- Single-cycle
- no Data Memory
- The word by word addressing of Instruction Memory
- Subset of MIPS Instructions:
 - R-type instructions (both operands are from RF): addu, or, srl, sltu, subu
 - I-type instructions (one of operand is a constant): addiu, lui
 - I-type instructions (branch):beq, bne

Architectural State


Determines everything about a processor :


Program Counter (PC)

Register File (RF)with 32 General Purpose Registers (GPR)


memory (instructions, data)


MIPS State Elements





Step 1: Fetch instruction






I-type. Integer Add Immediate, rt = rs + Immediate

31 op 26 25 rs 21 20 rt 16	15 Immediate 0
---	----------------


Step 2: Read source operands from RF



I-type. Integer Add Immediate, rt = rs + Immediate

31 op 26 25 rs 21 20 rt 10	15 Immediate 0
---	-----------------------


Step 3: Sign-extend the immediate operand



I-type. Integer Add Immediate, rt = rs + Immediate

31 op 26 25 rs	21 20 rt	.6 15 I	mmediate 0
--------------------------------	-----------------	----------------	-------------------


Step 4: compute the arithmetic operation result



I-type. Integer Add Immediate, rt = rs + Immediate

31 op 26 25 rs 21 20 rt 16	15 Immediate 0
--------------------------------	----------------


Step 5: write the result to the Register File



I-type. Integer Add Immediate, rt = rs + Immediate

31 op 26 25 rs 21 20 rt 3	6 15 Immediate 0
--	------------------


Step 6: Determine address of next instruction



I-type. Integer Add Immediate, rt = rs + Immediate


31 op 26 25 rs 21 20 rt 16	15 Immediate 0
---	----------------

Read the second operand from Register File




31 op 26 25 rs 21	20 rt 16 15 rd 11	10 sa 6 5 funct 0
-----------------------------------	---------------------------------	-------------------

 use the register value operand (rt) instead of sign extended value




31 op 26 25 rs 21 20 rt 1	6 15 rd 11 10 sa 6 5 funct 0
--	------------------------------

•Write the result to rd (instead of rt)



SchoolMIPS: srl instruction

read the shift amount from instruction




R-type. Shift Right Logical, rd = (uns)rt >> sa

31 op 26 25 rs 21	20 rt 16 15 rd 11	10 sa 6 5	funct 0
-----------------------------------	-----------------------------------	------------------	---------

SchoolMIPS: **beq** instruction


determine address of next instruction



I-type. Branch On Equal, if (Rs == Rt) PC += (int)offset


31 op 26 25 rs 21 20 rt 16	15 Immediate 0
---	----------------

SchoolMIPS: **beq** instruction



decision to branch or not depending on aluZero

SchoolMIPS CPU




SchoolMIPS Modules

- Datapath
 - Program Counter (PC)
 - Instruction Memory
 - Register File
 - Arithmetic Logic Unit(ALU)
 - Sign Extending module (Sign Extend)
 - Adders for calculation the next instruction address (pcNext и pcBranch)
 - Multiplexors (pcSrc, regDst и aluSrc)
- Control


SchoolMIPS Program Counter

```
// sm cpu.v (line 33)
sm register r pc(clk ,rst n, pc new, pc);
// sm_register.v (<u>line 3-15</u>)
module sm_register
    input
                           clk,
    input
                           rst,
    input [ 31 : 0 ] d,
    output reg [ 31 : 0 ] q
);
    always @ (posedge clk or negedge rst)
    if(~rst)
        q <= 32'b0;
            else
        q \ll d;
endmodule
```



SchoolMIPS Instruction Memory

```
// sm_cpu.v (<u>line 35-37</u>)
sm_rom reset_rom(pc, instr);
// sm_rom.v (<u>line 2-17</u>)
module sm rom
#(
    parameter SIZE = 64
    input [31:0] a,
    output [31:0] rd
);
    reg [31:0] rom [SIZE - 1:0];
    assign rd = rom [a];
    initial begin
        $readmemh ("program.hex", rom);
    end
endmodule
```




SchoolMIPS Register File

```
// sm_cpu.v (<u>line 161-182</u>)
                                                    CLK
module sm register file
                                                        WE3
                                                    A1
                                                             RD1
    input clk,
                                                             RD2
                                                    A2
    input [ 4:0] a0,
    input [ 4:0] a1,
                                                    A3
    input [ 4:0] a2,
                                                        Register
    input [ 4:0] a3,
                                                          File
    output [31:0] rd0,
    output [31:0] rd1,
    output [31:0] rd2,
    input [31:0] wd3,
    input we3
);
    reg [31:0] rf [31:0];
    assign rd0 = (a0 != 0) ? rf [a0] : 32'b0; //for debug
    assign rd1 = (a1 != 0) ? rf [a1] : 32'b0;
    assign rd2 = (a2 != 0) ? rf [a2] : 32'b0;
    always @ (posedge clk)
        if(we3) rf [a3] <= wd3;
endmodule
```

SchoolMIPS ALU

oper _{2:0}	Функция	Описание
000	ADD	A + B
001	OR	A B
010	LUI	B << 16
011	SRL	B >> shift
100	SLTU	(A < B) ? 1 : 0
101	SUBU	A - B
110	Не исп.	
111	Не исп.	



```
// sm_cpu.vh (line 11-17)
define ALU_ADD 3'b000
define ALU_OR 3'b001
define ALU_LUI 3'b010
define ALU_SRL 3'b011
define ALU_SLTU 3'b100
define ALU_SUBU 3'b101
```

SchoolMIPS ALU

```
// sm_cpu.v (<u>line 137-159</u>)
module sm alu (
    input [31:0] srcA,
                                               srcB srcA
    input [31:0] srcB,
                                                           shift
    input [ 2:0] oper,
    input [ 4:0] shift,
                                                             oper
   output
                     zero,
   output reg [31:0] result
);
    always @ (*) begin
                                               result
                                                       zero
       case (oper)
           default : result = srcA + srcB;
           `ALU_ADD : result = srcA + srcB;
           `ALU_OR : result = srcA | srcB;
           `ALU LUI : result = (srcB << 16);
           `ALU SRL : result = srcB >> shift;
           `ALU SLTU : result = (srcA < srcB) ? 1 : 0;
           `ALU SUBU : result = srcA - srcB;
       endcase
   end
    assign zero = (result == 0);
endmodule
```

SchoolMIPS Adders and Sign Extend

```
//program counter sm cpu.v (line 28-31)
wire [31:0] pc;
wire [31:0] pcBranch;
wire [31:0] pcNext = pc + 1;
//sign extension sm_cpu.v (line 64)
wire [31:0] signImm
                                              Instr[15:0]
                                                                 signImm
    = { {16 { instr[15] }}, instr[15:0] };
                                                       Sign Extend
//branch address calculation sm_cpu.v (line 65)
                                                      signImm
assign pcBranch = pcNext + signImm;
```

SchoolMIPS Multiplexors

pcSrc

```
// next PC mux: branch or +1 (line 32)
wire [31:0] pc new = ~pcSrc ? pcNext : pcBranch;
                                                                  regDst
                                                         Instr[20:16] 0
Instr[15:11] 1 A3
// register file address A3 (line 44)
wire [ 4:0] a3
     = regDst ? instr[15:11] : instr[20:16];
                                                                  aluSrc
// alu source B (line 68)
wire [31:0] srcB = aluSrc ? signImm : rd2;
```

SchoolMIPS I-type Instructions

I-type. Integer Add Immediate, rt = rs + Immediate

31 op 26 25 rs 21 20 rt 16	15 Immediate 0
--------------------------------	----------------


SchoolMIPS R-type Instructions

```
//instruction operation code sm cpu.vh (line 19-41)
`define C_SPEC 6'b000000 // Special instructions
                         // (depends on function field)
//instruction function field
`define F_ADDU 6'b100001 // R-type, Integer Add Unsigned
                          // Rd = Rs + Rt
`define F_OR 6'b100101 // R-type, Logical OR
                         // Rd = Rs \mid Rt
`define F_SRL 6'b000010 // R-type, Shift Right Logical
                         // Rd = RsØ >> shift
`define F_SLTU 6'b101011 // R-type, Set on Less Than Unsigned
                         // Rd = (Rs\emptyset < Rt\emptyset) ? 1 : 0
`define F SUBU 6'b100011 // R-type, Unsigned Subtract
                         // Rd = Rs - Rt
`define F ANY 6'b??????
```

31 op 26	25 rs 21	20 rt 16	15 rd 11	10 sa 6	5 funct 0
-----------------	-----------------	-----------------	-----------------	----------------	------------------


SchoolMIPS Control Signals (1)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl




SchoolMIPS Control Signals (2)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????						000




SchoolMIPS Control Signals (3)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0				000




SchoolMIPS Control Signals (4)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0			000




SchoolMIPS Control Signals (5)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000




SchoolMIPS Control Signals (6)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000




SchoolMIPS Control Signals (7)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001						000




SchoolMIPS Control Signals (8)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0				000




SchoolMIPS Control Signals (9)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1			000




SchoolMIPS Control Signals (10)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000




SchoolMIPS Control Signals (11)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000




SchoolMIPS Control Signals (12)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010						011




SchoolMIPS Control Signals (13)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0				011




SchoolMIPS Control Signals (14)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1			011




SchoolMIPS Control Signals (15)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011




SchoolMIPS Control Signals (16)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011




SchoolMIPS Control Signals (17)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011
beq	000100	??????						101




SchoolMIPS Control Signals (18)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011
beq	000100	??????	1	1	0	0	0	101




SchoolMIPS Control Signals (19)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011
beq	000100	??????	1	1	0	0	0	101




SchoolMIPS Control Signals (20)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011
beq	000100	??????	1	1	0	0	0	101



SchoolMIPS Control Signals (21)

Instr	cmdOper	cmdFunc	branch	condZero	regDst	regWrite	aluSrc	aluControl
addiu	001001	??????	0	0	0	1	1	000
addu	000000	100001	0	0	1	1	0	000
srl	000000	000010	0	0	1	1	0	011
beq	000100	??????	1	1	0	0	0	101



SchoolMIPS Control Branch Signals

pcSrc


aluControl

```
// control unit (<u>line 95-134</u>)
                                                       branch
                                            lcondZero
module sm control
                                            aluZero
                                            cmdOper
    input [5:0] cmdOper,
                                                    Control Unit
                                            cmdFunk
    input [5:0] cmdFunk,
                                                         regDst
                                                 regWrite
                                                              aluSrc
    input
                      aluZero,
    output
                      pcSrc,
    output reg regDst,
    output reg regWrite,
    output reg aluSrc,
    output reg [2:0] aluControl
);
    reg branch;
    reg condZero;
    assign pcSrc = branch & (aluZero == condZero);
    always @ (*) begin
    end
endmodule
```


SchoolMIPS Control Control Signals

```
// control unit (<u>line 95-134</u>)
module sm control
                                                                  branch
                                                                               pcSrc
                                                    lcondZero
                                                    aluZero
                                                                               aluControl
    always @ (*) begin
         //control signals default values
                                                    cmdOper
                                                              Control Unit
         branch = 1'b0;
                                                    cmdFunk
         condZero = 1'b0;
                                                           regWrite
                                                                    regDst
                                                                           aluSrc
         regDst = 1'b0;
         regWrite = 1'b0;
         aluSrc = 1'b0;
         aluControl = `ALU_ADD;
          casez( {cmdOper,cmdFunk} )
            default
              { `C SPEC, `F ADDU } : begin
                                            regDst = 1'b1;
                                            regWrite = 1'b1;
                                            aluControl = `ALU_ADD;
                                         end
          endcase
    end
endmodule
```

SchoolMIPS and FPGA debug board




SchoolMIPS Programming




MIPS Assembler Program


```
# program/01_fibonacci/main.S (line 3-13)
 ASM
                          .text
                start:
                           move $t0, $0
 ELF
                           li $t1, 1
binary
                           move $v0, $t1
                fibonacci: addu $t0, $t0, $t1
                           move $v0, $t0
HEX file
                           addu $t1, $t0, $t1
                           move $v0, $t1
                                fibonacci
SOF file
FPGA
                  gcc (MIPS toolchain)
 chip
```

Binary Executable File





HEX-file







FPGA Configuration File





Configured FPGA chip on the Debug Board





What is Next?

- The great book "Digital Design and Computer Architecture" by David Harris and Sarah Harris
 The free translation (Russian) can be downloaded from MIPS Academic Community (<u>link</u>)
- MIPSfpga provides the RTL source code of the MIPS microAptiv UP core for implementation on an FPGA (including SoC and Labs). This core is a member of the same microcontroller family found in many embedded devices, including the popular PIC32MZ & PIC32MK microcontrollers from Microchip and the Artik 1 from Samsung (link)

Thank you! Your questions?