

# Ventus: A High-performance Open-source GPGPU Based on RISC-V and Its Vector Extension

Jingzhou Li, Kexiang Yang, Chufeng Jin, Xudong Liu, Zexia Yang, Fangfei Yu, Yujie Shi, Mingyuan Ma, Li Kong, Jing Zhou, Hualin Wu, Hu He

### **Motivation**




**AlexNet** 

**ChatGPT** 

THE ULTIMATE GO CHALLENGE

RESULT W+0.5



Al computing power demand is growing exponentially

NVIDIA H100

2023

AlphaGo

What is ChatGPT?

ChatGPT is an Al-powered chatbot developed by OpenAl. It is based on the GPT (Generative Pre-trained Transformer) architecture, specifically GPT-35. ChatGPT is designed to engage in text-based conversations with users, providing responses that are coherent, contextually relevant, and generated in a human-like manner.

The underlying technology behind ChatGPT is deep learning, specifically employing a

2010

ref: Our World in Data

### **Our Contribution: Ventus GPGPU**



- Detail a holistic software toolchain from OpenCL to our RVV-based GPGPU ISA
- Offer an ISA conversion proposal from a vector processor to a high performance GPGPU
- Develop a GPGPU design project using **Chisel** agilely for design space exploration



### **Ventus: ISA Extensions**



**Ventus ISA**= RISC-V + GPGPU-wise (custom) ISA


#### RISC-V:

Scalar: RV32IMA zfinx zicsr

Vector: zve32f (i.e., 32 thread x 32-bit )

#### **GPGPU-wise:**

- Warp Control
  - kernel response: endprg
  - branch: vbeq, join, setrpc
  - synchronzization: barrier
- Encoding Extension: regext
- Private Memory Access: vlw.v, vsw.v ...
- DSA (tensor)
  - · matrix multiply & add: vftta
  - exponential: vfexp
  - reduction / shuffle




### **Ventus: Software Stack**


### Compiler (Support OpenCL 2.0)<sub>OpenCL</sub>

- Implemented on PoCL Platform
- LLVM Backend
- OpenCL runtime

#### **Hardware Driver**

- OpenCL API support
- Manage different memory regions of Ventus GPGPU devices
  - Warp: LocalMemory (stack)
  - CTA: SharedMemory (shared data)
  - Kernel: GlobalMemory (data),
     ConstantMemory (data, instructions)
- Analyze program, extract hardware parameters and transfer them to the hardware
  - Thread size, workgroup id...





### **Ventus: Hardware Architecture**




Host Device--> CTA Scheduler--> Streaming Multiprocessor (SM)--> Memory


#### SM:

- A 6 stage SIMD processor
  - Fetch + Decode + Dispatch + Issue + Execute + Writeback
- Scalar & Vector dual issue
- · Fine-grain warp scheduling
- Tensor core support


#### **Cache Subsystem:**

- L1 instruction & data cache +shared memory
- L2 cache banks shared by SMs
- Non-blocking
- Dedicated atomic unit and coarse-grained coherence mechanism





Regext instruction buffering



Atomic unit between L1 and L2 cache

### **Evaluation**

#### Software stack:

83.9% executed instruction count reduction

Ins count= committed ins

#### **Hardware Performance:**

• 87.4% Cycle Per Instruction (CPI) reduction

CPI =total cycles/(committed\_ins\* active\_thread\_num)


#### **Synthesis Result:**


1.2 GHz, TSMC 12nm 6 track DC

• 76.8 (1 SM) + 614.4 (1 Tensor Core) GFlops

TCMC 10 (1 1 11
TSMC 12nm, 6 track cell
1.2 GHz
$876084 \ \mu m^2$
8, 16
1024, 1024
16KB, 2 Ways
16KB
Random Replacement, Writeback,
Write no allocate
64 Bytes

**DC** Configuration






### Conclusion



#### The achievements of Ventus:

- A high-performance, OpenCL compatitive, open-source GPGPU on RISC-V and RVV
- Significant reductions in instruction count and CPI over Vortex (83.9% instruction, 87.4% CPI)
- Agile, parameterized hardware design for design space exploration





## Thanks!

Q&A