

# CHITTAGONG UNIVERSITY OF ENGINEERING & TECHNOLOGY

---

## Department of Electronics And Telecommunication Engineering



## Lab Report

---

**Experiment Name:** Modeling Sequential Systems and Finite State Machine Using Verilog HDL

**Experiment No.:** 11

**Course Title:** VLSI technology Sessional

**Course No.:** ETE 404

**Date of Experiment:** 20-10-2024

**Date of Submission:** 7-11-2024

Submitted By	Submitted To
<b>Name:</b> M.I. Yasir Arafat <b>ID:</b> 1908031 <b>Level:</b> 4 <b>Term:</b> I	Arif Istiaque Lecturer Dept. of ETE, CUET

## **Objective:**

1. Functional verification of sequential circuits using Verilog Testbench.
2. Modeling a finite state machine and its functional verification using Verilog Testbench.

## **Required Component:**

Model Sim ALTERA

## **Example 01: T-flip flop**

### **Verilog Code:**

```
1 module T_FF(T,clk,reset,Q);
2   input T,clk,reset;
3   output reg Q;
4   always@(posedge clk)
5   begin
6     if(reset==0)
7     begin
8       if (T)
9         Q<=~Q;
10      else
11        Q<=Q;
12    end
13   else
14     Q<=0;
15   end
16 endmodule
```

**Figure 01:** Verilog code for T-FF

### **Test Bench code:**

```
1 `timescale 1ns/1ps
2 module T_FF_TB;
3   reg T,clk,reset;
4   wire Q;
5   T_FF dut(T,clk,reset,Q);
6   initial
7   begin
8     T=0; clk=0;  reset=1;
9   end
10  always
11    #2 clk=~clk;
12  initial
13  begin
14    #25 reset=0; T=1;
15    #25 reset=1; T=1;
16    #25 reset=1; T=0;
17    #25 reset=0;  T=0;
18    #2 $finish;
19  end
20 endmodule
```

**Figure 02:** Testbench code for T -FF

### Output of T-FF :




Figure 03: Output of T -FF

### Example 02: JK- Flip Flop

#### Verilog code:

```
1 module JK_FF(clk,J,K,Q,clear);
2   input clk,J,K,clear;
3   output reg Q;
4   always@ (posedge clk)
5   begin
6     if(clear==0)
7     begin
8       if (J==0 && K==0)
9         Q<=Q;
10      else if (J==0 && K==1)
11        Q<=0;
12      else if (J==1 && K==0)
13        Q<=1;
14      else
15        Q<=~Q;
16    end
17    else
18      Q=0;
19  end
20 endmodule
```

Figure 04: Verilog code for Jk\_flip-flop

#### Testbench code:

```
1 `timescale 1ns/1ps
2 module JK_FF_TB;
3   reg clk,J,K,clear;
4   wire Q;
5   JK_FF JK_dut(clk,J,K,Q,clear);
6   initial
7   begin
8     clk=0; J=0; K=1;clear=0;
9   end
10  always
11    #2 clk=~clk;
12  initial
13  begin
14    #100 clear=0; J=0; K=0;
15    #100 clear=0; J=0; K=1;
16    #100 clear=0; J=1; K=0;
17    #100 clear=0; J=1; K=1;
18    #100 clear=1; J=0; K=0;
19    #100 clear=1; J=0; K=1;
20    #100 clear=1; J=1; K=0;
21    #100 clear=1; J=1; K=1;
22
23
24    #4 $finish;
25  end
26 endmodule
```

Figure 05: Verilog code of Jk\_flip-flop

## Output :




Figure 06: Output of Jk\_flip-flop

## Example 03: 4-bit ripple carry counter

### Verilog Code:

```
1 module rc_counter(q, clock, reset);
2   output [3:0] q;
3   input clock, reset;
4   t_ff tf0 (q[0], clock, reset);
5   t_ff tf1 (q[1], q[0], reset);
6   t_ff tf2 (q[2], q[1], reset);
7   t_ff tf3 (q[3], q[2], reset);
8 endmodule
9 module t_ff (q, clk, r);
10   output q;
11   input clk, r;
12   wire d;
13   d_ff dff1(q, d, clk, r);
14   not nl(d, q);
15 endmodule
16 module d_ff (q, d, clk, r);
17   output reg q;
18   input d, clk, r;
19   always @ (posedge r or negedge clk)
20   begin
21     if (r)
22       q <= 1'b0;
23     else
24       q <= d;
25   end
26 endmodule
```

Figure 07: Verilog code of 4-bit ripple carry counter

### Testbench code:

```
1 `timescale 1ns/1ps
2 module rc_counter_TB;
3   reg clk, res;
4   wire [3:0] q;
5   rc_counter rc_counter_dut(q,clk,res);
6   initial
7   begin
8     clk=0;
9   end
10  always
11    #2 clk=~clk;
12  initial
13  begin
14    $monitor($time, " clk=%b, res=%b, q=%b", clk, res, q);
15    res=1;
16    #15 res=0;
17    #150 res=1;
18    #10 res=0;
19    #20 $stop;
20  end
21 endmodule
```

Figure 08: Testbench code of 4-bit ripple carry counter

## Output:




Figure 09: Output of 4-bit ripple carry counter

## Example 04: Accumulator

Verilog code:

```
1  module accu(in, acc, clk, reset);
2  input [7:0] in;
3  input clk, reset;
4  output reg [7:0]acc;
5  always @(posedge clk)
6  begin
7  if (reset)
8    acc<=0;
9  else
10   acc<=acc+in;
11 end
12 endmodule
```

Figure 09: 8-bit Accumulator

## Testbench:

```
1  `timescale 1ns/1ps
2  module accu_TB;
3  reg [7:0] in;
4  reg clk,reset;
5  wire [7:0] out;
6  accu dut(in, out, clk, reset);
7  initial
8    clk = 1'b0;
9  always
10   #5 clk = ~clk;
11 initial
12 begin
13   #0 reset<=1; in<=1;
14   #5 reset<=0;
15   #50 $finish;
16 end
17 endmodule
```

Figure 10: Testbench of 8-bit Accumulator

## Output:




Figure 10: Output of 8-bit Accumulator

## Example 05: 4- Bit ALU

Verilog code:

```
1  module alu_4bit(A,B,Y,clk,Opcode);
2  input [3:0]A,B;
3  input [1:0]Opcode;
4  input clk;
5  output [7:0]Y;
6  wire [7:0]y1,y2,y3,y4;
7  arithmetic_unit sml(A,B,y1,y2);
8  logical_unit sm2(A,B,y3,y4);
9  control_unit sm3(y1,y2,y3,y4,clk,Opcode,Y);
10 endmodule
11
12 module arithmetic_unit(x,y,y1,y2);
13 input [3:0]x,y;
14 output reg[7:0]y1,y2;
15 always@ (x,y)
16 begin
17   y1<=x+y;
18   y2<=x-y;
19 end
20 endmodule
21
22 module logical_unit(x,y,y3,y4);
23 input [3:0]x,y;
24 output [7:0]y3,y4;
25 assign y3=x&y;
26 assign y4=x^y;
27 endmodule
28
29 module control_unit(y1,y2,y3,y4,clk,Opcode,Y);
30 input [7:0]y1,y2,y3,y4;
31 input [1:0]Opcode;
32 input clk;
33 output reg[7:0]Y;
34 always@ (posedge clk)
35 begin
36   if(Opcode ==2'b00)
37     Y<=y1;
38   else if(Opcode ==2'b01)
39     Y<=y2;
40   else if(Opcode ==2'b10)
41     Y<=y3;
42   else if(Opcode ==2'b11)
43     Y<=y4;
44   else
45     Y<=0;
46 end
47 endmodule
```

Figure 11: Verilog code for 4-bit ALU

### Testbench code:

```
1  `timescale 1ns/1ps
2  module alu_4bit_TB;
3      reg [3:0] A, B;
4      reg [1:0] Opcode;
5      reg clk;
6      wire [7:0] Y;
7      alu_4bit dut(A, B, Y, clk, Opcode);
8      always #2.5 clk = ~clk;
9      initial begin
10         clk = 1'b0;
11         Opcode = 2'b00;
12         A = 4'b0100; B = 4'b1100;
13         #5 Opcode = 2'b01; A = 4'b1010; B = 4'b0111;
14         #5 Opcode = 2'b10; A = 4'b1111; B = 4'b1011;
15         #5 Opcode = 2'b11; A = 4'b1010; B = 4'b1010;
16         #5 $finish;
17     end
18 endmodule
```

Figure 12: Testbench code for 4-bit ALU

### Output:




Figure 13: output for 4-bit ALU

### Example 06 : Output ‘1’ when sequence 101 is detected

Verilog Code:

```
1  module seq_101(i,clk,out);
2  input i,clk;
3  output reg out;
4  localparam S0=2'b00, S1=2'b01, S2=2'b10;
5  reg [1:0]state;
6  always@ (posedge clk)
7  begin
8  case (state)
9  S0: begin
10    out<=i?0:0;
11    state<=i?S1:S0;
12  end
13  S1: begin
14    out<=i?0:0;
15    state<=i?S1:S2;
16  end
17  S2: begin
18    out<=i?1:0;
19    state<=i?S0:S0;
20  end
21 default:
22 begin
23   out<=0;
24   state<=S0;
25 end
26 endcase
27 end
28 endmodule
```

Figure 14: Verilog code for output ‘1’ when sequence 101 is detected

### Testbench Code:

```
1  `timescale 1ns/1ps
2  module seq_TB;
3  reg i,clk;
4  wire out;
5  seq dut(i,out,clk);
6  initial
7      clk=0;
8  always
9      #2 clk=~clk;
10 initial
11 begin
12     #0 i=0;
13     #5 i=1; #4 i=0; #4 i=1; #4 i=0;
14     #4 i=0; #4 i=1; #4 i=0; #4 i=1;
15     #4 i=0;
16     #4 $finish;
17 end
18 endmodule
```

Figure 15: Testbench code for output ‘1’ when sequence 101 is detected

### Output:




Figure 16: Output ‘1’ when sequence 101

## **Discussion:**

1. The examples provided demonstrate fundamental digital logic design using Verilog, covering memory elements like flip-flops and moving towards more complex components such as counters and ALUs.
2. Flip-flops like T-flip flop and JK-flip flop are essential for data storage, acting as building blocks in sequential circuits by retaining binary states based on clock inputs.
3. The 4-bit ripple carry counter showcases a basic counting mechanism, illustrating how flip-flops can be connected to perform sequential counting with the ripple carry effect impacting timing.
4. The 8-bit accumulator and 4-bit ALU highlight arithmetic capabilities, with the accumulator suited for repetitive additions and the ALU performing a range of operations essential for computational tasks.
5. The last example, sequence detection, demonstrates the use of state machines, which are essential for identifying particular bit patterns and opening up applications in fields like signal processing and communication.