


CHITTAGONG UNIVERSITY OF ENGINEERING & TECHNOLOGY

Department of Electronics And Telecommunication Engineering



Lab Report

Experiment Name: Introduction to Verilog HDL and Quartus II

Experiment No.: 09

Course Title: VLSI technology Sessional

Course No.: ETE 404

Date of Experiment: 06-10-2024

Date of Submission: 20-10-2024

Submitted By	Submitted To
Name: M.I. Yasir Arafat ID: 1908031 Level: 4 Term: I	Arif Istiaque Lecturer Dept. of ETE,CUET

Objectives

- To familiarize with Quartus II software environment
- To understand and implement Hardware Description Language (HDL)
- To learn behavioral and structural Verilog descriptions through practical implementation

Equipments

- Intel Quartus II software

Theory

Hardware Description Language (HDL) is a specialized computer language used for describing electronic circuits' structure and behavior. Unlike traditional programming languages, HDL describes hardware implementations rather than software algorithms. Two IEEE standard HDLs were discussed:

- Verilog HDL
- VHDL (Very High Speed Integrated Circuit Hardware Description Language)

Experimental Procedure and Results

2x1 Multiplexer

The 2x1 multiplexer was implemented using the following Verilog code:

```
1  module mux2l_fn(I0,I1,S,f);
2  input I0,I1,S;
3  output reg f;
4  always@(I0,I1,S)
5  begin
6      if (S == 0)
7          f = I0;
8      else
9          f = I1;
10     end
11 endmodule
```

Figure 1: Code of 2x1 Multiplexer




Figure 2: MUX simulation waveform




Figure 3: MUX RTL Viewer schematic

Half Adder

The half adder circuit was implemented and tested:

```
1 module half_adder(A,B,Cout,S);  
2 input A,B;  
3 output S, Cout;  
4 assign S = A^B;  
5 assign Cout = A&B;  
6 endmodule
```

Figure 4: Code of Half Adder




Figure 5: Half Adder simulation waveform




Figure 6: Half Adder RTL Viewer schematic

Full Adder

A full adder was constructed using two half adders

```

1  module FA_001(A,B,C,Cout,S);
2  input A,B,C;
3  output Cout,S;
4  wire C1,C2,S1;
5  half_adder f1(A, B, C1, S1);
6  half_adder f2(S1, C, C2, S);
7  assign Cout = C1|C2;
8  endmodule
9  module half_adder(a,b,c,s);
10 input a,b;
11 output c,s;
12 assign c = a&b;
13 assign s = a^b;
14 endmodule

```

Figure 7: Code of Full Adder




Figure 8: Full Adder simulation waveform




Figure 9: Full Adder RTL Viewer schematic

2x4 Decoder

The 2x4 decoder implementation demonstrated behavioral modeling:

```

1  module decoder_2x4(W, En, Y);
2  input [1:0]W;
3  input En;
4  output reg [0:3]Y;
5  integer k;
6  always@ (W,En)
7  for(k = 0; k<=3; k=k+1)
8  if((W == k) && (En == 1))
9  Y[k] = 1;
10 else
11 Y[k] = 0;
12 endmodule

```

Figure 10: Code of Decoder




Figure 11: Decoder simulation waveform




Figure 12: Decoder RTL Viewer schematic

Discussion

The implemented circuits were thoroughly tested and analyzed. The following observations were made:

- **RTL Viewer Schematics:** The synthesized hardware matched the expected design, ensuring that the high-level description of your circuit was correctly translated into hardware.
- **Half Adder Simulation:** The correct functionality of the sum and carry outputs for all input combinations confirms the proper implementation of XOR for sum and AND for carry.
- **Full Adder:** All possible input combinations were tested, showing the expected carry propagation across the cascaded half adders, validating the design.
- **2x4 Decoder:** The enable signal correctly gated the outputs, with the four output combinations being generated as expected, ensuring the correct operation of the decoder based on the input.
- **Timing Simulations:** The propagation delays observed only in timing simulations (not functional simulations) indicate realistic behavior under hardware constraints. These delays being within acceptable ranges means the design meets performance specifications for the device family.

.