Vitis Al User Guide

UG1414 (v1.2) July 7, 2020





Revision History

The following table shows the revision history for this document.

Section	Revision Summary		
07/07/2020	Version 1.2		
Entire document	Added Vitis AI Profiler topic.Added Vitis AI unified API introduction.		
DPU Naming	Added new topic		
Chapter 2: Quick Start	Updated the chapter		
03/23/2020) Version 1.1		
DPUCAHX8H	Added new topic		
Entire document	Added contents for Alveo U50 support, U50 DPUV3 enablement, including compiler usage and model deployment description.		



Table of Contents

Revision History	
Chapter 1: Vitis AI Development Kit	
Features	
Components	
Deep-Learning Processor Unit	
Vitis AI Containers	
System Requirements	
Chapter 2: Quick Start	21
Downloading Vitis AI Development Kit	21
Setting Up the Host	21
Setting Up the Host (Using VART)	22
Setting Up the Evaluation Board	24
Setting Up the Custom Board	29
Running Examples	32
Support	40
Chapter 3: Model Deployment Overview	41
Model Quantization	41
Model Compilation	47
Runtime Overview	48
Chapter 4: Model Quantization	51
Overview	51
Vitis AI Quantizer Flow	52
TensorFlow Version (vai_q_tensorflow)	53
Pytorch Version (vai_q_pytorch)	65
Caffe Version (vai_q_caffe)	70
Chapter 5: Vitis AI Compiler	76
Vitis AI Compiler	
VAI_C Usage	76



Cloud Flows	77
Edge Flows	80
XIR Based Flow for DPUCAHX8H	87
Chapter 6: Deployment and Runtime	91
Deploying and Running Models on Alveo U200/250	91
Programming with Vitis AI Runtime (VART)	91
Multi-FPGA Programming	96
Advanced Programming for Edge	99
Chapter 7: Accelerating Subgraph with ML Frameworks	107
Partitioning Functional API Call in TensorFlow	109
Partitioner API	109
Partitioning Support in Caffe	111
Chapter 8: Debugging and Profiling	113
Vitis AI Utilities	113
Debugging	119
Vitis AI Profiler	121
Profiling	133
Appendix A: Advanced Programming Interface	138
C++ APIs	138
Python APIs	188
Appendix B: Additional Resources and Legal Notices	196
Xilinx Resources	
Documentation Navigator and Design Hubs	196
References	196
Please Read: Important Legal Notices	197





Vitis AI Development Kit

The Vitis™ AI development environment accelerates AI inference on Xilinx® hardware platforms, including both edge devices and Alveo™ accelerator cards. It consists of optimized IP cores, tools, libraries, models, and example designs. It is designed with high efficiency and ease of use in mind, unleashing the full potential of AI acceleration on Xilinx FPGA and on adaptive compute acceleration platform (ACAP). It makes it easier for users without FPGA knowledge to develop deep-learning inference applications, by abstracting away the intricacies of the underlying FPGA and ACAP.




Figure 1: Vitis AI Stack



Features

Vitis AI includes the following features:

- Supports mainstream frameworks and the latest models capable of diverse deep learning tasks.
- Provides a comprehensive set of pre-optimized models that are ready to deploy on Xilinx® devices.
- Provides a powerful quantizer that supports model quantization, calibration, and fine tuning.
 For advanced users, Xilinx also offers an optional AI optimizer that can prune a model by up to 90%.
- The AI profiler provides layer by layer analysis to help with bottlenecks.
- The AI library offers unified high-level C++ and Python APIs for maximum portability from edge to cloud.
- Customizes efficient and scalable IP cores to meet your needs for many different applications from a throughput, latency, and power perspective.

Components

Deep Learning Processor Unit (DPU)

DPU is a programmable engine optimized for deep neural networks. It is a group of parameterizable IP cores pre-implemented on the hardware with no place and route required. The DPU is released with the Vitis AI specialized instruction set, allowing efficient implementation of many deep learning networks.

Vitis AI offers a series of different DPUs for both embedded devices such as Xilinx Zynq®-7000, Zynq® UltraScale+™ MPSoC, and Alveo™ cards such as U50, U200, U250 and U280, enabling unique differentiation and flexibility in terms of throughput, latency, scalability, and power.



Throughput optimized (DDR)

- Alveo U200 / U250

- Optimized for Mon-HitM devices

- Alveo U200 / U250

- Optimized for Mon-HitM devices

- Alveo U200 / U50

- Optimized for Monbellevel-like models and HBM devices

- Extense low latency with high-resolution images

- Extense low latency with high-resolution images

- MPSoC / Zynq

- Optimized for edge devices and CNN models

- Scalability and efficiency optimized

- MPSoC / Zynq

- Optimized for edge devices and CNN models

- MCSOC / Synq

- Optimized for edge devices and CNN models

Figure 2: DPU Options

DPU Naming

Starting from Vitis AI 1.2, a new DPU naming is used to better differentiate various DPUs served for different purposes. The old DPUv1/v2/v3 naming is deprecated.

The new DPU naming convention is shown in the following illustration:

DPU ZD Deep-learning Application HW Platform Quantization Design Target Minor Patch Method Processing C: CNN 4 - 4-bit AD - Alveo DDR X - DECENT G - General purpose R: RNN AH – Alveo HBM VD – Versal DDR I – Integer threshold H - High throughput 8 - 8-bit 16 – 16-bit M – Mixed L – Low latency C – Cost optimized with AIE & PL F - Float threshold R - RNN ZD – Zynq DDR Precision

Figure 3: DPU Naming Convention

DPU Naming Example

To better understand the mapping of the old DPU names into this naming, see the following table:

Table 1: DPU Naming Examples

Example	DPUv1	DPUv2	DPUv3e	DPUv3me	DPUv3int8	XRNN
DPU	DPU	DPU	DPU	DPU	DPU	DPU
Application (C, R, B,F)	С	С	С	С	С	R



Table 1: **DPU Naming Examples** (cont'd)

Example	DPUv1	DPUv2	DPUv3e	DPUv3me	DPUv3int8	XRNN
Hardware Platform (AD, AH, VD, VH, ZD)	AD	ZD	АН	АН	AD	АН
Quantization Method (X, F, I)	Х	Х	Х	Х	F	R
Quantization Bitwidth (4, 8, 16, M)	8	8	8	8	8	16
Design Target (G, H, L, P,C)	G	G	Н	L	Н	L
Major	3	1	1	1	1	1
Minor	0	4	0	0	0	0
Patch	0	1	0	0	0	0
DPU Name	DPUCADX8G-3. 0.0	DPUCZDX8G-1. 4.1	DPUCAHX8H-1. 0.0	DPUCAHX8L-1.0 .0	DPUCADF8H-1. 0.0	DPURAHR16L-1. 0.0

Notes:

- 1. For Application, C-CNN, R-RNN
- 2. For Hardware platform, AD-Alveo DDR; AH-Alveo HBM; VD-Versal DDR with AIE and PL; ZD-Zynq DDR
- 3. For Quantization method, X-Decent; F- Float threshold; I-Integer threshold; R-RNN
- 4. For Quantization bandwidth, 4-4 bit; 8-8 bit; 16-16 bit; M- Mixed precision
- 5. For Design target, G-General purpose; H-High throughput; L-Low latency; C-Cost optimized

AI Model Zoo

Al Model Zoo includes optimized deep learning models to speed up the deployment of deep learning inference on Xilinx platforms. These models cover different applications, including ADAS/AD, video surveillance, robotics, data center, etc. You can get started with these pretrained models to enjoy the benefits of deep learning acceleration.

For more information, see https://github.com/Xilinx/AI-Model-Zoo/.






Figure 4: AI Model Zoo

AI Optimizer

With world-leading model compression technology, you can reduce model complexity by 5x to 50x with minimal accuracy impact. Deep Compression takes the performance of your Al inference to the next level.

The AI Optimizer requires a commercial license to run. Contact your Xilinx sales representative for more information.




Figure 5: AI Optimizer



AI Quantizer

By converting the 32-bit floating-point weights and activations to fixed-point like INT8, the AI Quantizer can reduce the computing complexity without losing prediction accuracy. The fixed-point network model requires less memory bandwidth, thus providing faster speed and higher power efficiency than the floating-point model.

Quantize
Parameter

Quantize
Activation

Quantization
(FP32)

Quantization
(Less bits per param)

Al Quantizer

Quantization
(INT8)

Figure 6: AI Quantizer

AI Compiler

The AI Compiler maps the AI model to a highly-efficient instruction set and dataflow model. It also performs sophisticated optimizations such as layer fusion, instruction scheduling, and reuses on-chip memory as much as possible.




Figure 7: AI Complier



AI Profiler

The Vitis AI profiler can help profiling and visualizing AI applications, to find bottlenecks, and help to allocate computing resources among different devices:

- It is easy to use and requires no code changes. It can also trace function calls and run time.
- The tool can also collect hardware information, including CPU/ DPU/ Memory utilization.




Figure 8: AI Profiler

AI Library

The Vitis AI Library is a set of high-level libraries and APIs built for efficient AI inference with Deep-Learning Processor Unit (DPU). It fully supports XRT and is built on Vitis AI runtime with Vitis runtime unified APIs.

The Vitis AI Library provides an easy-to-use and unified interface by encapsulating many efficient and high-quality neural networks. This simplifies the use of deep-learning neural networks, even for users without knowledge of deep-learning or FPGAs. The Vitis AI Library allows you to focus more on the development of their applications, rather than the underlying hardware.



Demo and samples Pre-compiled models Algorithm libraries classification face ssd ٠.. Vitis Al Library segmentation yolo roadline Base libraries dpbase dpmath ••• Vitis Runtime Unified APIs Vitis Al Runtime Vitis Runtime Implementation XRT Deep Learning Processing Unit (DPU)

Figure 9: AI Library

AI Runtime

The Vitis AI runtime enables applications to use the unified high-level runtime API for both cloud and edge making cloud-to-edge deployments seamless and efficient.

The Vitis AI runtime API features are:

- Asynchronous submission of jobs to the accelerator
- Asynchronous collection of jobs from the accelerator
- C++ and Python implementations
- Support for multi-threading and multi-process execution

For Cloud

The cloud accelerator has multiple independent Compute Units (CU) that can be programmed to each work on a different AI model, or to work on the same AI model for maximum throughput.

The cloud runtime introduces a new AI resource manager, to simplify scaling applications over multiple FPGA resources. The application no longer needs to designate a specific FPGA card to be used. Applications can make requests for a single Compute Unit or a single FPGA, and the AI resource manager returns a free resource compatible with the user's request. The AI resource manager works with Docker containers, as well as multiple users and multiple tenants on the same host.



For Edge

For edge DPUCZDX8G, the runtime framework (called N²Cube) is shown in the following figure. For Vitis AI release, N²Cube is based on the Xilinx Run time (XRT). For legacy Vivado[®] based DPU, it interacts with the underlying Linux DPU driver (instead of XRT) for DPU scheduling and resource management.

Starting with Vitis AI v1.2 release, N²Cube is now available as open source. More detail s are available in the mpsoc/ dir from the Vitis AI repo: https://github.com/Xilinx/Vitis-AI.




Figure 10: MPSoc Runtime Stack

N²Cube offers a comprehensive C++/Python programming interface to flexibly meet the diverse requirements for edge scenarios. Refer to Appendix A: Advanced Programming Interface for more details about edge DPU advanced programming. The highlights for N2Cube are listed as follows:

- Supports multi-threading and multi-process DPU application deployment.
- Supports multiple models running in parallel and zero-overhead dynamic switching at runtime.



- Automated DPU multi-core scheduling for better workload balancing.
- Optional flexibility to dynamically specify DPU core affinity over DPU tasks at run-time.
- Priority based DPU task scheduling while adhering to DPU cores affinity.
- Optimized memory usage through DPU code and parameter sharing within multi-threaded DPU application.
- Easily adapts to any POSIX-compliant OS or Real-Time Operating System (RTOS) environment, such as QNX, VxWorks, and Integrity.
- Ease-of-use capabilities for DPU debugging and performance profiling.

Currently, N²Cube officially supports three operating environments, including Linux, Xilinx XRT, and BlackBerry QNX RTOS. You can contact the Xilinx representatives to acquire Vitis Al package for QNX or to port N²Cube to other third party RTOS. Meanwhile, with the source code becoming accessible, you can freely port N²Cube to any other environment.

VART

The Vitis™ AI Runtime (VART) is the new generation Vitis AI runtime suitable for devices based on DPUCZDX8G, DPUCADX8G and DPUCAHX8H. DPUCZDX8G is used for edge devices, such as ZCU102 and ZCU104. DPUCADX8G is used for cloud devices, such as Alveo U200 and U250. DPUCAHX8H is used for cloud devices, such as Alveo U50, U50LV and U280. The framework of VART is shown in the following figure. For the Vitis AI release, VART is based on the Xilinx® runtime (XRT).

Currently, Vitis AI is shipped with two kinds of runtime, one is the VART here which is based on XIR (Xilinx Intermediate Representation), another is the n2cube included in legacy DNNDK. Xilinx Intermediate Representation (XIR) is a graph based intermediate representation, which will be official data exchange standard in the future. Therefore, XIR based VART will be the final Vitis AI Runtime, and n2cube will be kept for compatibility which may be deprecated in the future.



Vitis Al Library

Vitis Al Profiler

Unified Runtime APIs

XIR

XIR based Vitis Al Runtime

XRT

DPU

Figure 11: VART Stack

Deep-Learning Processor Unit

The DPU is designed to accelerate the computing workloads of deep learning inference algorithms widely adopted in various computer vision applications, such as image/video classification, semantic segmentation, and object detection/tracking.

An efficient tensor-level instruction set is designed to support and accelerate various popular convolutional neural networks, such as VGG, ResNet, GoogLeNet, YOLO, SSD, and MobileNet, among others. The DPU is scalable to fit various Xilinx Zynq®-7000 devices, Zynq UltraScale+MPSoCs, and Alveo boards from edge to cloud to meet the requirements of many diverse applications.

Alveo U200/U250: DPUCADX8G

DPUCADX8G (previously known as xDNN) IP cores are high performance general CNN processing engines (PE).






Figure 12: DPUCADX8G Architecture

The key features of this engine are:

- 96x16 DSP Systolic Array operating at 700 MHz
- Instruction-based programming model for simplicity and flexibility to represent a variety of custom neural network graphs.
- 9 MB on-chip Tensor Memory composed of UltraRAM
- Distributed on-chip filter cache
- Utilizes external DDR memory for storing Filters and Tensor data
- Pipelined Scale, ReLU, and Pooling Blocks for maximum efficiency
- Standalone Pooling/Eltwise execution block for parallel processing with Convolution layers
- Hardware-Assisted Tiling Engine to sub-divide tensors to fit in on-chip Tensor Memory and pipelined instruction scheduling
- Standard AXI-MM and AXI4-Lite top-level interfaces for simplified system-level integration
- Optional pipelined RGB tensor Convolution engine for efficiency boost



Zynq MPSoC: DPUCZDX8G

The DPUCZDX8G IP has been optimized for Xilinx MPSoC devices. This IP can be integrated as a block in the programmable logic (PL) of the selected Zynq-7000 SoC and Zynq UltraScale+ MPSoCs with direct connections to the processing system (PS). The configurable version DPU IP is released together with Vitis AI. DPU is user-configurable and exposes several parameters which can be specified to optimize PL resources or customize enabled features. If you want to perform a DPU IP integration to create the customized AI projects or products, see the https://github.com/Xilinx/Vitis-AI/tree/master/DPU-TRD.




Figure 13: DPUCZDX8G Architecture

Alveo U50/U280: DPUCAHX8H

The Xilinx® DPUCAHX8H Deep Learning Processor Unit (DPU) is a programmable engine optimized for convolutional neural networks, mainly for high throughput applications. This unit includes a high performance scheduler module, a hybrid computing array module, an instruction fetch unit module, and a global memory pool module. The DPU uses a specialized instruction set, which allows efficient implementation of many convolutional neural networks. Some examples of convolutional neural networks that are deployed include VGG, ResNet, GoogLeNet, YOLO, SSD, MobileNet, FPN, and many others.



The DPU IP can be implemented in the programmable logic (PL) of the selected Alveo board. The DPU requires instructions to implement a neural network and accessible memory locations for input images as well as temporary and output data. A user-defined unit running on PL is also required to do necessary configuration, inject instructions, service interrupts and coordinate data transfers.

The top-level block diagram of DPU is shown in the following figure.




Figure 14: DPUCAHX8H Top-Level Block Diagram

Vitis AI Containers

Vitis AI 1.2 release uses container technology to distribute the AI software. The release consists of the following components.

- Tools container
- Runtime package for MPSoC
- Public Github for examples (https://github.com/Xilinx/Vitis-Al)
- Vitis Al Model Zoo (https://github.com/Xilinx/Al-Model-Zoo/)

Tools Container

The tools container consists of the following:

- Containers distributed via dockerhub: https://hub.docker.com/r/xilinx/vitis-ai/tags
- Unified Compiler flow includes
 - Compiler flow for DPUCAHX8H (cloud)
 - Compiler flow for DPUCZDX8G (embedded)



- Compiler flow for DPUCADX8G (cloud)
- Pre-built conda environment to run frameworks:
 - conda activate vitis-ai-caffe for Caffe-based flows
 - 。 conda activate vitis-ai-tensorflow for TensorFlow-based flows
- Alveo Runtime tools

Runtime Package for MPSoC Devices

- Container path URL: https://www.xilinx.com/bin/public/openDownload? filename=vitis_ai_2020.1-r1.2.0.tar.gz
- Contents
 - PetaLinux SDK and Cross compiler tool chain
 - VAI board packages based on 2020.1 release, including Vitis AI new generation runtime VART.
- Models and overlaybins at https://github.com/Xilinx/Vitis-Al:
 - All public pre-trained models
 - All Zyng UltraScale+ MPSoCs and Alveo overlays
 - Scripts are included to automate download and install Models and Overlays.

System Requirements

The following table lists system requirements for running containers as well as Alveo boards.

Table 2: System Requirements

Component	Requirement
FPGA	Xilinx Alveo U50, U50LV, U200, U250, U280, Xilinx ZCU102, ZCU104
Motherboard	PCI™ Express 3.0-compliant with one dual-width x16 slot.
System Power Supply	225W
Operating System	 Linux, 64-bit Ubuntu 16.04, 18.04 CentOS 7.4, 7.5 RHEL 7.4, 7.5
GPU (Optional to accelerate quantization)	Nvidia GPU supports Cuda 9.0 or higher, like NVIDIA P100, V100
CUDA Driver (Optional to accelerate quantization)	Driver compatible to Cuda version, nvidia-384 or higher for Cuda 9.0, nvidia-410 or higher for Cuda 10.0



Table 2: System Requirements (cont'd)

Component	Requirement
Docker Version	19.03





Quick Start

Downloading Vitis AI Development Kit

The Vitis™ AI software is made available via Docker Hub. Vitis AI consists of the following two packages:

- Vitis Al Tools docker xilinx/vitis-ai:latest
- Vitis Al runtime package for edge

The tools container contains the Vitis AI quantizer, AI compiler, and AI runtime for cloud DPU. The Vitis AI run time package for edge is for edge DPU development, which holds Vitis AI run time installation package for Xilinx® ZCU102 and ZCU104 evaluation boards, and Arm® GCC cross-compilation toolchain.

The Xilinx FPGA devices and evaluation boards supported by Vitis AI development kit v1.2 release are:

- Cloud: Xilinx Alveo[™] cards U200, U250, U280, U50, and U50LV
- Edge: Xilinx MPSoC evaluation boards ZCU102 and ZCU104

Setting Up the Host

The following two options are available for installing the containers with the Vitis AI tools and resources.

- 1. Pre-built containers on Docker Hub: xilinx/vitis-ai
- 2. Build containers locally with Docker recipes: Docker Recipes

Use the following steps for installation:

- 1. Install Docker If Docker not installed on your machine yet.
- 2. Ensure your linux user is in the group docker



3. Clone the Vitis AI repository to obtain the examples, reference code, and scripts.

```
git clone --recurse-submodules https://github.com/Xilinx/Vitis-AI
cd Vitis-AI
```

- Run Docker Container
 - Run the CPU image from docker hub

```
docker pull xilinx/vitis-ai:latest
./docker_run.sh xilinx/vitis-ai
```

Build the CPU image locally and run it

```
cd docker
./docker_build_cpu.sh

# After build finished
cd ..
./docker_run.sh xilinx/vitis-ai-cpu:latest
```

Build the GPU image locally and run it

```
cd docker
./docker_build_gpu.sh

# After build finished
cd ..
./docker_run.sh xilinx/vitis-ai-gpu:latest
```

Setting Up the Host (Using VART)

For Edge (DPUCZDX8G)

Use the following steps to set up the host for edge:

- 1. Download sdk-2020.1.0.0.sh from here.
- 2. Install the cross-compilation system environment.

```
$ ./sdk-2020.1.0.0.sh
```

3. Follow the prompts to install. The following figure shows the installation process.

Note that the $^{\prime}$ /petalinux_sdk path is recommended for installation. Regardless of the path you choose for the installation, make sure the path you choose has re-write permissions. Here, install it under $^{\prime}$ /petalinux_sdk.

4. When the installation is complete, follow the prompts and enter the following command.

```
$ bash ~/petalinux_sdk/environment-setup-aarch64-xilinx-linux
```



Note that if you close the current terminal, you need to re-execute the above instructions in the new terminal.

5. Download the vitis_ai_2020.1-r1.2.0.tar.gz from here and install it to the petalinux system.

```
$ tar -xzvf vitis_ai_2020.1-r1.2.0.tar.gz -C ~/petalinux_sdk/sysroots/
aarch64-xilinx-linux
```

6. Cross compile the sample, take resnet 50 as an example.

```
$ cd Vitis-AI/VART/samples/resnet50
$ bash -x build.sh
```

If the compilation process does not report any error and the executable file resnet 50 is generated, the host environment is installed correctly.

For Cloud (DPUCAHX8H)

Use the following steps to set up the host for cloud. These steps apply to U50, U50LV, and U280 cards.

- 1. Start the docker container. After the docker image is loaded and running, the Vitis AI runtime is automatically installed in the docker system.
- 2. Download the xclbin files from here. Untar it, choose the Alveo card and install it. Take U50 as an example.

```
$ tar -xzvf alveo_xclbin-1.2.0.tar.gz
$ cd alveo_xclbin-1.2.0/U50/6E300M
$ sudo cp dpu.xclbin hbm_address_assignment.txt /usr/lib
```

- 3. If there are more than one card installed on the server and you want to specify some cards to run the program, you can set XLNX_ENABLE_DEVICES to achieve this function. The following is the usage of XLNX_ENABLE_DEVICES.
 - export XLNX_ENABLE_DEVICES=0 --only use device 0 for DPU
 - export XLNX_ENABLE_DEVICES=0,1,3 --select device 0, device 1 and device 3 to be used for DPU
 - If you do not set this environment variable, use all devices for DPU by default.



Setting Up the Evaluation Board

Setting Up the ZCU102/104 Evaluation Board

The Xilinx ZCU102 evaluation board uses the mid-range ZU9 Zynq[®] UltraScale+[™] MPSoC to enable you to jumpstart your machine learning applications. For more information on the ZCU102 board, see the ZCU102 product page on the Xilinx website: https://www.xilinx.com/products/boards-and-kits/ek-u1-zcu102-g.html.

The main connectivity interfaces for ZCU102 are shown in the following figure.




Figure 15: Xilinx ZCU102 Evaluation Board and Peripheral Connections



The Xilinx ZCU104 evaluation board uses the mid-range Zynq UltraScale+ device to enable you to jumpstart your machine learning applications. For more information on the ZCU104 board, see the Xilinx website: https://www.xilinx.com/products/boards-and-kits/zcu104.html.

The main connectivity interfaces for ZCU104 are shown in the following figure.

USB-UART & Laptop

SD Card

SD

Figure 16: Xilinx ZCU104 Evaluation Board and Peripheral Connections


In the following sections, ZCU102 is used as an example to show the steps to setup the Vitis Al running environment on the evaluation boards.

Flashing the OS Image to the SD Card

For ZCU102, the system images can be downloaded from here; for ZCU104, it can be downloaded from here. One suggested software application for flashing the SD card is Etcher. It is a cross-platform tool for flashing OS images to SD cards, available for Windows, Linux, and Mac systems. The following example uses Windows.

1. Download Etcher from: https://etcher.io/ and save the file as shown in the following figure.





2. Install Etcher, as shown in the following figure.



- 3. Eject any external storage devices such as USB flash drives and backup hard disks. This makes it easier to identify the SD card. Then, insert the SD card into the slot on your computer, or into the reader.
- 4. Run the Etcher program by double clicking on the Etcher icon shown in the following figure, or select it from the Start menu.






Etcher launches, as shown in the following figure.



- 5. Select the image file by clicking **Select Image**. You can select a .zip or .gz compressed file.
- 6. Etcher tries to detect the SD drive. Verify the drive designation and the image size.
- 7. Click Flash!.



Booting the Evaluation Board

This example uses a ZCU102 board to illustrate how to boot a Vitis AI evaluation board. Follow the steps below to boot the evaluation board.

- 1. Connect the power supply (12V ~ 5A).
- 2. Connect the UART debug interface to the host and other peripherals as required.
- 3. Turn on the power and wait for the system to boot.



- 4. Login to the system.
- 5. The system needs to perform some configurations for its first boot. Then reboot the board for these configurations to take effect.

Accessing the Evaluation Board

There are three ways to access the ZCU102 board:

- UART port
- Ethernet connection
- Standalone

UART Port

Apart from monitoring the boot process and checking Linux kernel messages for debugging, you can login to the board through the UART. The configuration parameters of the UART are shown in the following example. A screenshot of a sample boot is shown in the following figure. Login into the system with username "root" and password "root".

• baud rate: 115200 bps

data bit: 8stop bit: 1

no parity

Note: On a Linux system, you can use Minicom to connect to the target board directly; for a Windows system, a USB to UART driver is needed before connecting to the board through a serial port.

Using the Ethernet Interface

The ZCU102 board has an Ethernet interface, and SSH service is enabled by default. You can log into the system using an SSH client after the board has booted.

Use the ifconfig command via the UART interface to set the IP address of the board, then use the SSH client to log into the system.

Using the Board as a Standalone Embedded System

The ZCU102 board allows a keyboard, mouse, and monitor to be connected. After a successful boot, a Linux GUI desktop is displayed. You can then access the board as a standalone embedded system.



Installing Vitis AI Runtime on the Evaluation Board

To improve user experience, the Vitis AI Runtime packages, VART samples, Vitis-AI-Library samples and models have been built into the board image. And the examples are precompiled. Therefore, user does not need to install Vitis AI Runtime packages and model package on the board separately. However, users can still install the model or Vitis AI Runtime on their own image or on the official image by following these steps.

With an Ethernet connection established, you can copy the Vitis™ AI runtime (VART) package from github to the evaluation board and set up Vitis AI running environment for the ZCU102 board.

1. Download the vitis-ai-runtime-1.2.x.tar.gz from here. Untar it and copy the following files to the board using scp.

```
$tar -xzvf vitis-ai-runtime-1.2.x.tar.gz
$scp -r vitis-ai-runtime-1.2.x/aarch64/centos root@IP_OF_BOARD:~/
```

Note: You can take the rpm package as a normal archive, and extract the contents on the host side, if you only need some of the libraries. Only model libraries can be separated dependently, while the others are common libraries. The operation command is as follows.

```
$rpm2cpio libvart-1.2.0-r<x>.aarch64.rpm | cpio -idmv
```

- 2. Log in to the board using ssh. You can also use the serial port to login.
- 3. Install the Vitis AI runtime. Execute the following commands in order.

```
#cd ~/centos
#rpm -ivh --force libunilog-1.2.0-r<x>.aarch64.rpm
#rpm -ivh --force libxir-1.2.0-r<x>.aarch64.rpm
#rpm -ivh --force libtarget-factory-1.2.0-r<x>.aarch64.rpm
#rpm -ivh --force libvart-1.2.0-r<x>.aarch64.rpm
```

If you want to run the example based on Vitis-Al-Library, execute the following command to install the Vitis-Al-Library runtime package.

```
#rpm -ivh --force libvitis_ai_library-1.2.0-r<x>.aarch64.rpm
```

After the installation is complete, the Vitis Al Runtime library will be installed under /usr/lib.

Setting Up the Custom Board

Vitis AI supports the official ZCU102/ZCU104 as well as user-defined boards.

If you want to run Vitis AI on your custom board, you need to follow the steps below. Please perform them in order. Please make sure that each step has been completed and only when you have completed a step can you proceed to the next step.



Note: Vitis AI only supports the custom board for Zyng UltraScale+ MPSoC devices.

1. Create the platform system of your custom board.

You can refer to the following link and UG1400.

https://github.com/Xilinx/Vitis_Embedded_Platform_Source/tree/master/Xilinx_Official_Platforms

2. Integrate DPU IP.

Refer to the following link to complete the integration of DPU IP.

https://github.com/Xilinx/Vitis-AI/tree/master/DPU-TRD

Note: After this step is completed, you will get sd_card directory and sd_card.img image with DPU.

For more known issues, see to Known issues.

3. Install the dependent libraries of Vitis Al.

There are two ways to install Vitis Al's dependent libraries. One is to rebuild system through the configuration of petalinux, the other is to install the Vitis Al dependent libraries online.

Rebuild system through the configuration of petalinux

Execute the following command:

```
petalinux-config -c rootfs
```

Then select packagegroup-petalinux-vitisai as shown in the following figure:

Figure 17: Petalinux Package Groups

```
Arrow keys navigate the menu.
                                  <Enter> selects submenus ---> (or empty submenus ----)
Highlighted letters are hotkeys. Pressing <Y> includes, <N> excludes, <M> modularizes features Press <Esc><Esc> to exit, <?> for Help, </> for Search. Legend: [*] built-in [ ] excluded
<M> module < > module capable
                   ackagegroup-petalinux-multimedia
                   ackagegroup-petalinux-networking-debug --->
                   ackagegroup-petalinux-networking-stack
                   ackagegroup-petalinux-ocicontainers
                   ackagegroup-petalinux-openamp
                   ackagegroup-petalinux-opencv
                   ackagegroup-petalinux-python-modules
                   ackagegroup-petalinux-qt
                   ackagegroup-petalinux-qt-extended
                   ackagegroup-petalinux-self-hosted
                   ackagegroup-petalinux-utils
                   ackagegroup-petalinux-v4lutils
                  packagegroup-petalinux-vitisal
packagegroup-petalinux-weston
                   ackagegroup-petalinux-x11
                   ackagegroup-petalinux-xen
                   ackagegroup-petalinux-xrt
                     <Select>
                                   < Exit >
                                               < Help >
                                                              < Save >
                                                                            < Load >
```



Figure 18: packagegroup-petalinux-vitisai

```
Arrow keys navigate the menu. -Enter> selects submenus ----> (or empty submenus ----).
Highlighted letters are hotkeys. Pressing <Y> includes, <N> excludes, <M> modularizes features.
Press <Esc><Esc> to exit, <?> for Help, </> for Search. Legend: [*] built-in [ ] excluded
<M> module <> module capable

[*] packagegroup-petalinux-vitisal
[ ] packagegroup-petalinux-vitisal-dey

[ ] packagegroup-petalinux-vitisal-dey

| Comparison of the menu. ----> (or empty submenus ----).
| Highlighted letters are hotkeys. Pressing <Y> includes, <N> excludes, <M> modularizes features.
| Press <Esc><Esc> <Esc> <Esc} <Esc> <Esc> <Esc> <Esc> <Esc> <Esc> <Esc} <Esc> <Esc> <Esc> <Esc> <Esc} <Esc> <Esc> <Esc> <Esc> <Esc> <Esc} <Esc> <Esc> <Esc> <Esc} <Esc> <Esc> <Esc> <Esc} <Esc> <Esc> <Esc> <Esc} <Esc> <Esc> <Esc} <Esc> <Esc> <Esc} <Esc> <Esc> <Esc} <Esc} <Esc} <Esc
 <Esc} <Esc
 <Esc} <Esc
 <Esc} <Esc
 <
```

Then execute the following command to recompile the system.

```
petalinux-build
```

• Install the Vitis AI dependent libraries online

If you use this method, you need to ensure that the board is connected to the internet.

Execute dnf install packagegroup-petalinux-vitisai to complete the installation, as shown in the following code:

```
root@xilinx-zcu104-2020_1:/media/sd-mmcblk0p1# dnf install packagegroup-petalinux-vitisai
Last metadata expiration check: 1 day, 18:12:25 ago on Wed Jun 17 09:35:01 2020.
Package packagegroup-petalinux-vitisai-1.0-r0.noarch is already installed.
Dependencies resolved.
Nothing to do.
Complete!
```

Note: After this step is completed, you will get the system image available for Vitis Al.

4. Flash the image to the SD card.

Please refer to Flashing the OS Image to the SD Card to flash the new image to the SD card.

5. Install the Vitis AI Runtime libraries.

After the custom board boots up with the above system image, there are five library packages in the runtime package that need to be installed, as shown below.

- libunilog
- libxir



- libtarget-factory
- libvart
- libvitis_ai_library

See Installing Vitis AI Runtime on the Evaluation Board to install the Vitis AI runtime libraries.

After you install the Vitis Al Runtime, a vart.conf file will be generated under /etc to indicate the dpu.xclbin file location, as shown below. The Vitis Al examples will fetch the dpu.xclbin file by reading vart.conf file. If the dpu.xclbin file on your boad is not in the same location as the default, change the dpu.xclbin path in vart.conf.

Figure 19: vart.conf file

root@xilinx-zcu102-2020_1:/etc# cat /etc/vart.conf firmware: /media/sd-mmcblk0p1/dpu.xclbin

Note: After this step, you will get a system that can run the Vitis AI examples.

6. Run the Vitis AI examples.

See Running Examples to run the Vitis AI examples.

Running Examples

For Vitis AI development kit v1.2 release, there are two kinds of examples. They are;

- VART based examples demonstrating the using of the Vitis AI unified high-level C++/Python APIs (which are available across cloud-to-edge).
- DNNDK based examples demonstrating the usage of the Vitis AI advanced low-level C++/ Python APIs (only available for the ege DPUCZDX8G).

These samples can be found at https://github.com/Xilinx/Vitis-Al. The alveo folder contains the sample for DPUCADX8G on Alveo platform, and the folder mpsoc contains the samples for edge DPUCZDX8G on ZCU102 and ZCU104 boards

If you are using Xilinx ZCU102 and ZCU104 boards to run samples, make sure to enable X11 forwarding with the "ssh -X" option, or the command export DISPLAY=192.168.0.10:0.0 (assuming the IP address of host machine is 192.168.0.10), when logging in to the board using an SSH terminal, as all the examples require X11 to work properly.

Note: The examples will not work through a UART connection due to the lack of X11 support. Alternatively, you can connect boards with a monitor directly instead of using the Ethernet.



Vitis AI Examples

Vitis AI provides several C++ and Python examples to demonstrate the use of the unified cloudedge runtime programming APIs.

Note: The sample code helps you get started with our new runtime (VART). They are not meant for performance benchmarking.

To familiarize yourself with the unified APIs, use the VART examples. These examples are only to understand the APIs and do not provide high performance. These APIs are compatible between the edge and cloud, though cloud boards may have different software optimizations such as batching and on the edge would require multi-threading to achieve higher performance. If you desire higher performance, you should refer to the Vitis AI Library samples and demo software.

If you want to do optimizations to achieve high performance, here are some suggestions:

- 1. Rearrange the thread pipeline structure so that every DPU thread has its own "DPU" runner object.
- 2. Optimize display thread so that when DPU FPS is higher than display rate, skipping some frames. 200FPS is too high for video display.
- 3. Pre-decoding. The video file might be H.264 encoded. The decoder is slower than the DPU and consumes a lot of CPU resources. The video file has to be first decoded and transformed into raw format.
- 4. Batch mode on Alveo boards need special consideration as it may cause video frame jittering. ZCU102 has no batch mode support.
- 5. OpenCV cv::imshow is slow, so you need to use libdrm.so. This is only for local display, not through X server.

The following table below describes these Vitis AI examples.

Table 3: Vitis AI Examples

ID	Example Name	Models	Framework	Notes
1	resnet50	ResNet50	Caffe	Image classification with Vitis AI unified C+ + APIs.
2	resnet50_mt_py	ResNet50	TensorFlow	Multi-threading image classification with Vitis AI unified Python APIs.
3	inception_v1_mt_py	Inception-v1	TensorFlow	Multi-threading image classification with Vitis AI unified Python APIs.
4	pose_detection	SSD, Pose detection	Caffe	Pose detection with Vitis AI unified C++ APIs.
5	video_analysis	SSD	Caffe	Traffic detection with Vitis AI unified C++ APIs.



Table 3: Vitis AI Examples (cont'd)

ID	Example Name	Models	Framework	Notes
6	adas_detection	YOLO-v3	Caffe	ADAS detection with Vitis AI unified C++ APIs.
7	segmentation	FPN	Caffe	Semantic segmentation with Vitis AI unified C++ APIs.

The typical code snippet to deploy models with Vitis AI unified C++ high-level APIs is as follows:

```
// get dpu subgraph by parsing model file
auto runner = vart::Runner::create_runner(subgraph, "run");
//populate input/output tensors
auto job_id = runner->execute_async(inputsPtr, outputsPtr);
runner->wait(job_id.first, -1);
//process outputs
```

The typical code snippet to deploy models with Vitis AI unified Python high-level APIs is shown below:

```
dpu_runner = runner.Runner(subgraph, "run")
# populate input/output tensors
jid = dpu_runner.execute_async(fpgaInput, fpgaOutput)
dpu_runner.wait(jid)
# process fpgaOutput
```

Running Vitis AI Examples on DPUCZD8G and DPUCAHX8H

Before running Vitis™ Al examples on edge or on cloud, please download the vitis_ai_runtime_r1.2.0_image_video.tar.gz from here. The images and videos used in the following example can be found in the package.

To improve the user experience, the Vitis AI Runtime packages, VART samples, Vitis-AI-Library samples and models have been built into the board image, and the examples are precompiled. You can directly run the example program on the target.

For Edge (DPUCZDX8G)

1. Download the vitis_ai_runtime_r1.2.0_image_video.tar.gz from host to the target using scp with the following command.

```
$scp vitis_ai_runtime_r1.2.0_image_video.tar.gz root@[IP_OF_BOARD]:~/
```

2. Unzip the vitis_ai_runtime_r1.2.0_image_video.tar.gz package.

```
#tar -xzvf vitis_ai_runtime_r1.2.0_image_video.tar.gz -C ~/Vitis-AI/VART
```



3. Enter the directory of samples in the target board. Takeresnet 50 as an example.

```
#cd ~/Vitis-AI/VART/samples/resnet50
```

4. Run the example.

```
#./resnet50 model_dir_for_zcu102/resnet50.elf
```

Note: If the above executable program does not exist, you have to cross-compiler it on the host first.

Note: For examples with video input, only `webm` and `raw` format are supported by default with the official system image. If you want to support video data in other formats, you need to install the relevant packages on the system.

The following table shows the run commands for all the Vitis AI samples.

Table 4: Launching Commands for Vitis AI Samples on ZCU102

ID	Example Name	Command
1	resnet50	./resnet50 model_dir_for_zcu102/resnet50.elf
2	resnet50_mt_py	python3 resnet50.py 1 model_dir_for_zcu102/resnet50.elf
3	inception_v1_mt_py	python3 inception_v1.py 1 model_dir_for_zcu102/inception_v1_tf.elf
4	pose_detection	./pose_detection video/pose.webm model_dir_for_zcu102/pose_0/sp_net.elf model_dir_for_zcu102/ssd/ssd_pedestrain_pruned_0_97.elf
5	video_analysis	./video_analysis video/structure.webm model_dir_for_zcu102/ssd_traffic_pruned_0_9.elf
6	adas_detection	./adas_detection video/adas.webm model_dir_for_zcu102/yolov3_adas_pruned_0_9.elf
7	segmentation	./segmentation video/traffic.webm model_dir_for_zcu102/fpn.elf

For Cloud (DPUCAHX8H)

Before running the samples on the cloud, make sure that the Alveo card, such as U50, U50LV, or U280, is installed on the server and the docker system is loaded and running.

If you have downloaded Vitis-AI, entered Vitis-AI directory, and then started Docker.

Thus, VART is located in the path of /workspace/VART/ in the docker system.

1. Download the vitis_ai_runtime_r1.2.0_image_video.tar.gz package and unzip it.

```
$tar -xzvf vitis_ai_runtime_r1.2.0_image_video.tar.gz -C /workspace/VART
```

2. Compile the sample, take resnet 50 as an example.

```
$cd /workspace/VART/samples/resnet50
$bash -x build.sh
```

When the compilation is complete, the executable resnet 50 is generated in the current directory.



3. Run the sample.

```
$./resnet50 model_dir_for_U50/resnet50.xmodel
```

The following table shows the run commands for all the Vitis AI samples in the cloud.

Table 5: Launching Commands for Vitis AI Samples on U50

ID	Example Name	Command
1	resnet50	./resnet50 model_dir_for_U50/resnet50.xmodel
2	resnet50_mt_py	/usr/bin/python3 resnet50.py 1 model_dir_for_U50/resnet50.xmodel
3	inception_v1_mt_py	/usr/bin/python3 inception_v1.py 1 model_dir_for_U50/inception_v1_tf.xmodel
4	pose_detection	./pose_detection video/pose.mp4 model_dir_for_U50/sp_net.xmodel model_dir_for_U50/ssd_pedestrain_pruned_0_97.xmodel
5	video_analysis	./video_analysis video/structure.mp4 model_dir_for_U50/ ssd_traffic_pruned_0_9.xmodel
6	adas_detection	./adas_detection video/adas.avi model_dir_for_U50/yolov3_adas_pruned_0_9.xmodel
7	segmentation	./segmentation video/traffic.mp4 model_dir_for_U50/fpn.xmodel

Legacy DNNDK Examples

To keep forward compatibility, Vitis AI still supports the application of DNNDK for deep learning applications development over edge DPUCZDX8G. The legacy DNNDK C++/Python examples for ZCU102 and ZCU104 are available in https://github.com/Xilinx/Vitis-AI/tree/master/mpsoc/vitis_ai_dnndk_samples. You can follow the guidelines in https://github.com/Xilinx/Vitis-AI/blob/master/mpsoc/README.md to setup the environment and evaluate these samples.

After git clones the Vitis AI repository https://github.com/Xilinx/Vitis-AI.git and starts docker container, DNNDK samples can be found from the directory /workspace/mpsoc/vitis_ai_dnndk_samples/. These examples can be built with Arm GCC cross-compilation toolchains.

Follow these steps to set up the host cross compilation environment for DNNDK examples:

- 1. Download sdk-2020.1.0.0.sh from https://www.xilinx.com/bin/public/openDownload? filename=sdk-2020.1.0.0.sh.
- 2. Run the command below to install Arm GCC cross-compilation toolchain environment.

```
./sdk-2020.1.0.0.sh
```

3. Run the following command to setup the environment.

source /opt/petalinux/2020.1/environment-setup-aarch64-xilinx-linux



The DNNDK runtime package $vitis-ai_v1.2_dnndk.tar.gz$ should be downloaded and copied to the ZCU102 or ZCU104 board, and then follow the steps below to set up the environment on the board:

```
tar -xzvf vitis-ai_v1.2_dnndk.tar.gz
```

cd vitis-ai_v1.2_dnndk

./install.sh

Note: The DNNDK runtime loads DPU overlay bin from the default directory /usr/lib/. Make sure that dpu.xclbin exists under /usr/lib/ as expected before running DNNDK examples. For the downloaded ZCU102 or ZCU104 system images, dpu.xclbin is copied to /usr/lib/ by default. For the customized image, it is up to you to copy dpu.xclbin manually.

The following table briefly describes all the available DNNDK examples.

Table 6: DNNDK Examples

Example Name	Models	Framework	Notes
resnet50	ResNet50	Caffe	Image classification with Vitis AI advanced C++ APIs.
resnet50_mt	ResNet50	Caffe	Multi-threading image classification with Vitis AI advanced C++ APIs.
tf_resnet50	ResNet50	TensorFlow	Image classification with Vitis AI advanced Python APIs.
mini_resnet_py	Mini-ResNet	TensorFlow	Image classification with Vitis AI advanced Python APIs.
inception_v1	Inception-v1	Caffe	Image classification with Vitis AI advanced C++ APIs.
inception_v1_mt	Inception-v1	Caffe	Multi-threading image classification with Vitis AI advanced C++ APIs.
inception_v1_mt_py	Inception-v1	Caffe	Multi-threading image classification with Vitis AI advanced Python APIs.
mobilenet	MiblieNet	Caffe	Image classification with Vitis AI advanced C++ APIs.
mobilenet_mt	MiblieNet	Caffe	Multi-threading image classification with Vitis AI advanced C++ APIs.
face_detection	DenseBox	Caffe	Face detetion with Vitis AI advanced C++ APIs.
pose_detection	SSD, Pose detection	Caffe	Pose detection with Vitis AI advanced C++ APIs.
video_analysis	SSD	Caffe	Traffic detection with Vitis AI advanced C++ APIs.



Table 6: **DNNDK Examples** (cont'd)

Example Name	Models	Framework	Notes
adas_detection	YOLO-v3	Caffe	ADAS detection with Vitis AI advanced C++ APIs.
segmentation	FPN	Caffe	Semantic segmentation with Vitis AI advanced C++ APIs.
split_io	SSD	TensorFlow	DPU split IO memory model programming with Vitis AI advanced C++ APIs.
debugging	Inception-v1	TensorFlow	DPU debugging with Vitis AI advanced C++ APIs.
tf_yolov3_voc_py	YOLO-v3	TensorFlow	Object detection with Vitis AI advanced Python APIs.

You must follow the descriptions in the following table to prepare several images before running the samples on the evaluation boards.

Table 7: Image Preparation for DNNDK Samples

Image Directory	Note
vitis_ai_dnndk_samples/dataset/image500_640_480/	Download several images from ImageNet dataset and scale to the same resolution 640*480.
vitis_ai_dnndk_samples2/ image_224_224/	Download one image from ImageNet dataset and scale to resolution 224*224.
vitis_ai_dnndk_samples/ image_32_32/	Download several images from CIFAR-10 dataset https://www.cs.toronto.edu/~kriz/cifar.html.
vitis_ai_dnndk_samples/resnet50_mt/image/	Download one image from ImageNet dataset.
vitis_ai_dnndk_samples/ mobilenet_mt/image/	Download one image from ImageNet dataset.
vitis_ai_dnndk_samples/ inception_v1_mt/image/	Download one image from ImageNet dataset.
vitis_ai_dnndk_samples/ debugging/decent_golden/dataset/images/	Download one image from ImageNet dataset and save it as cropped_224x224.jpg.
vitis_ai_dnndk_samples/ tf_yolov3_voc_py/image/	Download one image from VOC dataset http://host.robots.ox.ac.uk/pascal/VOC/ and save it as input.jpg.

This subsequent section illustrates how to run DNDNK examples, using the ZCU102 board as the reference as well. The samples are in the directory <code>/workspace/mpsoc/vitis_ai_dnndk_samples</code>. After all the samples are built by Arm GCC cross-compilation toolchains via running script <code>./build.sh_zcu102</code> under the folder of each sample, it is recommended to copy the whole directory <code>/workspace/mpsoc/vitis_ai_dnndk_samples</code> to ZCU102 board directory <code>/home/root/</code>. You can choose to copy one single DPU hybrid executable from docker container to the evaluation board for running. Pay attention that the dependent image folder dataset or video folder video should be copied together, and the folder structures should also be kept as expected.

Note: You should run ./build.sh zcu104 for each DNNDK sample for ZCU104 board.



For the sake of simplicity, the directory of /home/root/vitis_ai_dnndk_samples/ is replaced by \$dnndk_sample_base in the following descriptions.

ResNet-50

dnndk_sample_base/resnet50 contains an example of image classification using Caffe ResNet-50 model. It reads the images under the \$dnndk_sample_base/dataset/image500_640_480 directory and outputs the classification result for each input image. You can then launch it with the ./resnet50 command.

Video Analytics

An object detection example is located under the \$dnndk_sample_base/video_analysis directory. It reads image frames from a video file and annotates detected vehicles and pedestrians in real-time. Launch it with the command ./video_analysis video/structure.mp4 is the input video file).

ADAS Detection

An example of object detection for ADAS (Advanced Driver Assistance Systems) application using YOLO-v3 network model is located under the directory \$dnndk_sample_base/adas_detection. It reads image frames from a video file and annotates in real-time. Launch it with the ./adas_detection video/adas.avi command (where video/adas.avi is the input video file).

Semantic Segmentation

An example of semantic segmentation in the \$dnndk_sample_base/segmentation directory. It reads image frames from a video file and annotates in real-time. Launch it with the ./segmentation video/traffic.mp4 command (where video/traffic.mp4 is the input video file).

Inception-v1 with Python

 $dnndk_sample_base/inception_v1_mt_py$ contains a multithreaded image classification example of Inception-v1 network developed with the advanced Python APIs. With the command python3 $inception_v1_mt.py$ 4, it will run with four threads. The throughput (in fps) will be reported after it completes.

The Inception-v1 model is compiled to DPU ELF file first and then transformed into the DPU shared library libdpumodelinception_v1.so with the following command on the evaluation board. dpu_inception_v1_*.elf means to include all DPU ELF files generated by the VAI_C compiler. Refer to the DPU Shared Library section for more details.

```
aarch64-xilinx-linux-gcc -fPIC -shared \
dpu_inception_v1_*.elf -o libdpumodelinception_v1.so
```



Within the Vitis AI cross compilation environment on the host, use the following command instead.

```
source /opt/petalinux/2020.1/environment-setup-aarch64-xilinx-linux
CC -fPIC -shared dpu_inception_v1_*.elf -o libdpumodelinception_v1.so
```

Note: The thread number for best throughput of multithread Inception-v1 example varies among evaluation boards because the DPU computation power and core number are different. Use dexplorer -w to view DPU signature information for each evaluation board.

miniResNet with Python

dnndk_sample_base/mini_resnet_py contains the image classification example of TensorFlow miniResNet network developed with Vitis AI advanced Python APIs. With the command python3 mini_resnet.py, the results of top-5 labels and corresponding probabilities are displayed. miniResNet is described in the second book Practitioner Bundle of the Deep Learning for Computer Vision with Python series. It is a customization of the original ResNet-50 model and is also well explained in the third book ImageNet Bundle from the same book's series.

YOLO-v3 with Python

 $dnndk_sample_base/tf_yolov3_voc_py$ contains the object detection example of TensorFlow YOLOv3 network developed with Vitis AI advanced Python APIs. With the command $python3 tf_yolov3_voc.py$, the resulting image after object detection is displayed.

Support

You can visit the Vitis Al forum on the Xilinx website https://forums.xilinx.com/t5/Al-and-Vitis-Al/bd-p/Al.





Model Deployment Overview

There are two stages for developing deep learning applications: training and inference. The training stage is used to design a neural network for a specific task (such as image classification) using a huge amount of training data. The inference stage involves the deployment of the previously designed neural network to handle new input data not seen during the training stage.

The Vitis™ Al toolchain provides an innovative workflow to deploy deep learning inference applications on the DPU with the following four steps, which are described in this chapter using ResNet-50.

- 1. Quantize the neural network model.
- 2. Compile the neural network model.
- 3. Program with Vitis AI programming interface.
- 4. Run and evaluate the deployed DPU application.

Model Quantization

vai_q_caffe and vai_q_tensorflow are the names of our Vitis AI quantizer, where 'q' stands for quantizer and caffe/tensorflow are the framework names. This section helps you to quantize a Resnet-50 model quickly. See the Chapter 4: Model Quantization for a full introduction of the VAI quantizer.

TensorFlow Version

Use the following the steps to run vai_q_tensorflow.

1. Prepare floating-point frozen model and dataset.

Table 8: Input Files for vai_q_tensorflow

No.	Name	Description	
1	frozen_graph	Frozen Resnet-50 model.	



Table 8: Input Files for vai_q_tensorflow (cont'd)

No.	Name	Description	
2	calib_images	Before launching quantization for ResNet-50, prepare the calibration dataset. You can download 100 to 1000 images of ImageNet dataset from http://academictorrents.com/collection/imagenet-2012 or http://www.image-net.org/download.php and then change the calibration dataset path in the input_fn.	
3	input_fn	A Python function to read images in the calibration dataset and perform pre-processing (e.g. resize, normalization).	

Input files for vai_q_tensorflow are shown in the above table. The frozen model can be downloaded from the Xilinx model zoo (https://github.com/Xilinx/Vitis-Al/tree/master/Al-Model-Zoo). Scripts to evaluate the models can also be found in the model zoo.

input_fn is a python function to read images in the calibration dataset and preform preprocessing. An example of input_fn.py is shown below. A class named Data_loader is implemented to load an image and do pre-processing. Here the pre-processing includes center_crop and mean extraction.calib_image_list is an image list file for calibration and calib_image_dir is the directory containing the calibration image files. Function calib_input is the required input function for quantizer.

```
import tensorflow as tf
import os
_{R_{MEAN}} = 123.68
_{G_{MEAN}} = 116.78
_{\rm B\_MEAN} = 103.94
class Data_loader(object):
  def __init__(self, out_height, out_width, smallest_side=256):
    self._sess = tf.Session()
    self._out_height = out_height
    self._out_width = out_width
    self._smallest_side = smallest_side
    self._decode_jpeg_data = tf.placeholder(dtype=tf.string)
    self._decode_jpeg = tf.image.decode_jpeg(self._decode_jpeg_data,
channels=3)
    self._image_pl = tf.placeholder(tf.float32, shape=(None, None, 3))
    self._resized_image = self._aspect_preserving_resize(self._image_pl,
self._smallest_side)
  def _center_crop(self, image):
    image_height, image_width = image.shape[:2]
    offset_height = (image_height - self._out_height) // 2
    offset_width = (image_width - self._out_width) // 2
    image = image[offset_height:offset_height + self._out_height,
                  offset_width:offset_width + self._out_width, :]
    return image
  def _smallest_size_at_least(self, height, width, smallest_side):
    """Computes new shape with the smallest side equal to
smallest_side`.
    Computes new shape with the smallest side equal to `smallest_side`
```



```
while
    preserving the original aspect ratio.
    Args:
      height: an int32 scalar tensor indicating the current height.
      width: an int32 scalar tensor indicating the current width.
      smallest_side: A python integer or scalar `Tensor` indicating the
size of
        the smallest side after resize.
    Returns:
      new_height: an int32 scalar tensor indicating the new height.
     new_width: and int32 scalar tensor indicating the new width.
    smallest_side = tf.convert_to_tensor(smallest_side, dtype=tf.int32)
    height = tf.to_float(height)
    width = tf.to_float(width)
    smallest_side = tf.to_float(smallest_side)
    scale = tf.cond(tf.greater(height, width), lambda: smallest_side /
width, lambda: smallest_side / height)
    new_height = tf.to_int32(tf.rint(height * scale))
    new_width = tf.to_int32(tf.rint(width * scale))
    return new_height, new_width
  def _aspect_preserving_resize(self, image, smallest_side):
    """Resize images preserving the original aspect ratio.
    Args:
      image: A 3-D image `Tensor`.
      smallest_side: A python integer or scalar `Tensor` indicating the
        the smallest side after resize.
    Returns:
     resized_image: A 3-D tensor containing the resized image.
    smallest_side = tf.convert_to_tensor(smallest_side, dtype=tf.int32)
    shape = tf.shape(image)
    height = shape[0]
width = shape[1]
    new_height, new_width = self._smallest_size_at_least(height, width,
smallest_side)
    image = tf.expand_dims(image, 0)
   resized_image = tf.image.resize_bilinear(image, [new_height,
new_width], align_corners=False)
    resized_image = tf.squeeze(resized_image)
    #resized_image.set_shape([None, None, 3])
    return resized_image
  def preprocess(self, image):
    assert image is not None, "image cannot be None"
    resized_image = self._sess.run(self._resized_image,
feed_dict={self._image_pl: image})
    image_crop = self._center_crop(resized_image)
    image = image_crop - [_R_MEAN, _G_MEAN, _B_MEAN]
    return image
  def load_image(self, img_path):
    assert os.path.exists(img_path), img_path + ' doesnot exists!'
    image_data = tf.gfile.GFile(img_path, 'rb').read()
    image = self._sess.run(self._decode_jpeg,
```



```
feed_dict={self._decode_jpeg_data: image_data})
    assert len(image.shape) == 3
    assert image.shape[-1] == 3
    return image
calib_image_dir = "./imagenet_images/"
calib_image_list = "./imagenet_calib.txt"
calib\_batch\_size = 50
input_height = 224
input_width = 224
def calib_input(iter):
  images = []
  data_loader = Data_loader(input_height, input_width)
  line = open(calib_image_list).readlines()
  for index in range(0, calib_batch_size):
    curline = line[iter * calib_batch_size + index]
    calib_image_name = curline.strip()
    filename = os.path.join(calib_image_dir, calib_image_name)
    image = data_loader.load_image(filename)
    image = data_loader.preprocess(image)
    images.append(image.tolist())
  return {"input": images}
```

The calibration image list file calib_image_list looks like this:

```
ILSVRC2012_val_00000001.JPEG
ILSVRC2012_val_00000002.JPEG
ILSVRC2012_val_00000003.JPEG
ILSVRC2012_val_00000004.JPEG
```

2. Activate Tensorflow running environment.

```
conda activate vitis-ai-tensorflow
```

3. Run vai_q_tensorflow to quantize the TensorFlow frozen models.

```
vai_q_tensorflow quantize \
    --input_frozen_graph resnet_v1_50_inference.pb \
    --input_nodes input \
    --input_shapes ?,224,224,3 \
    --output_nodes resnet_v1_50/predictions/Reshape_1 \
    --input_fn input_fn.calib_input \
    --method 1 \
    --gpu 0 \
    --calib_iter 20 \
    --output_dir ./quantize_results \
```

Here --input_fn is set to be "input_fn.calib_input".input_fn is the name of python script and calib_input is the function name in input_fn.py. The script may take several minutes to finish. Running the script displays messages as shown below:

```
INFO: Checking Float Graph...
INFO: Float Graph Check Done.
2020-03-07 06:46:35.567522: W tensorflow/contrib/decent_q/utils/
quantize_utils.cc:538] Convert mean node resnet_v1_50/pool5 to AvgPool
2020-03-07 06:46:35.572301: W tensorflow/contrib/decent_q/utils/
quantize_utils.cc:628] Scale output of avg_pool node resnet_v1_50/pool5
to simulate DPU.
INFO: Calibrating for 20 iterations...
```





Two files will be generated in <code>quantize_results</code> directory. The <code>deploy_model.pb</code> could be fed to VAI compiler for the following compilation processes targeting hardware platform <code>DPUCZDX8G</code>. The <code>quantize_eval_model.pb</code> can be used for model evaluation and dump on GPU or CPU. It is also the input file for compilation processes targeting hardware platform <code>DPUCAHX8H</code>.

Caffe Version

vai_q_caffe takes a floating-point model as an input model and uses a calibration dataset to generate a quantized model. Use the following steps to create and quantize Resnet50 floating-point model.

- 1. Prepare a floating-point model for Resnet-50. You can download one from the internet or from Xilinx modelzoo (https://github.com/Xilinx/Vitis-AI/tree/master/AI-Model-Zoo).
- 2. Prepare the calibration dataset used by vai_q_caffe. You can download 100 to 1000 images of ImageNet dataset from http://academictorrents.com/collection/imagenet-2012 or http://www.image-net.org/download.php and then change the source and root_folder of image_data_param in ResNet-50 prototxt accordingly. For example, the ImageData layer in prototxt looks like the following:

```
layer {
  name: "data"
  type: "ImageData"
  top: "data"
  top: "label"
  include {
    phase: TRAIN
  }
  transform_param {
    mirror: false
    crop_size: 224
    mean_value: 104
    mean_value: 107
    mean_value: 123
  }
  image_data_param {
    source: "/path/calibration.txt"
```



```
root_folder: "/path/calibration_images/"
batch_size: 20
shuffle: false
}
```

For quantize calibration, calibration data without label is enough. But due to the implementation, a image list file with two columns is required. Just set the second column to a random value or zero. This is an example of "calibration.txt".

```
n01440764_985.JPEG 0
n01443537_9347.JPEG 0
n01484850_8799.JPEG 0
```

3. Activate the caffe running environment:

```
conda activate vitis-ai-caffe
```

4. Start quantization:

```
vai_q_caffe quantize -model float.prototxt -weights float.caffemodel
```

If your targeting hardware platform is DPUCAHX8H, another option "keep_fixed_neuron" should be added to the command. Refer to Chapter 4 for details.

```
vai_q_caffe quantize -model float.prototxt -weights float.caffemodel -
keep_fixed_neuron
```

This invokes the vai_q_caffe tool to perform quantization with the appropriate parameters. The running time of this command varies from a few seconds to several minutes, depending on hardware and the size of the neural network. Four files are generated in the output directory, including deploy.prototxt and deploy.caffemodel, which could be fed to VAI compiler for the following compilation process.

Pytorch Version

vai_q_pytorch is designed to work as a Pytorch plugin. We provide simplest APIs to introduce our FPAG-friendly quantization feature. vai_q_pytorch package is already installed in docker image "vitis-ai-pytorch" environment. A Resnet18 example is in our open-source repo. Use the following steps to quantize a Resnet18 model.

1. Prepare a floating-point model for Resnet-18. You can download one from Pytorch official site.

```
wget https://download.pytorch.org/models/resnet18-5c106cde.pth -O resnet18.pth
```

2. Prepare the calibration dataset used by vai_q_pytorch. You can download 100 to 1000 images of ImageNet dataset from http://academictorrents.com/collection/imagenet-2012 or http://www.image-net.org/download.php





- 3. Copy float model resnet18.pth, example code resnet18_quant.py, and calibration images to docker image and modify default data_dir and model_dir in resnet18_quant.py accordingly.
- 4. Activate the Pytorch running environment:

```
conda activate vitis-ai-pytorch
```

5. Evaluate float model

```
python resnet18_quant.py --quant_mode 0
```

6. Quantize, using a subset (200 images) of validation data for calibration. Because we are in quantize calibration process, the displayed loss and accuracy are meaningless.

```
python resnet18_quant.py --quant_mode 1 --subset_len 200
```

7. Evaluate quantized model and generate xmodel file for compiler.

```
python resnet18_quant.py --quant_mode 2
```

A ResNet_int.xmodelfile will be generated under folder quantize_result. It could be fed to VAI compiler for following compilation process.

Model Compilation

The Vitis AI compiler VAI_C supports both Caffe and TensorFlow model compilation. Before applying VAI_C to build Caffe or TensorFlow models, you should run the <code>conda activate</code> <code>vitis-ai-caffe</code> command or the <code>conda activate</code> <code>vitis-ai-tensorflow</code> to activate the Conda environment for the Vitis AI tools.

The commands for compiling Caffe/TensorFlow ResNet50 with VAI_C for edge DPUCZDX8G of ZCU102 board are:

```
/vai_c_caffe --prototxt ./deploy.prototxt --caffemodel ./deploy.caffemodel --arch /opt/vitis_ai/compiler/arch/DPUCZDX8G/ZCU102/arch.json --output_dir model --net_name restnet50

/opt/vitis_ai/compiler/vai_c_tensorflow --frozen_pb ./deploy.pb --arch /opt/vitis_ai/compiler/arch/DPUCZDX8G/ZCU102/arch.json --output_dir model --net_name resnet50_tf
```

The option <code>--arch</code> for vai_c_caffe and vai_c_tensorflow indicates the DPU architecture configuration in which the JSON file is used. For ZCU104 board, the architecture configuration JSON file is <code>/opt/vitis_ai/compiler/arch/DPUCZDX8G/ZCU104/arch.json</code>. For the other specified options, see Chapter 5: Vitis Al Compiler.



Runtime Overview

The Vitis AI Development Kit offers a unified set of high-level C++/Python programming APIs to smooth the machine learning applications development across Xilinx[®] cloud-to-edge devices, including DPUCADX8G and DPUCAHX8H for Alveo[™], and DPUCZDX8G for Zynq[®] devices. It brings the benefits to easily port deployed DPU applications from cloud to edge or vice versa. You can refer to Vitis AI samples to get familiar with the usage of unified programming APIs.

For edge DPU, Vitis AI additionally provides the advanced low-level C++/Python programming APIs, which originate from the Deep Neural Network Development Kit (DNNDK) programming interface. It consists of a comprehensive set of APIs that can flexibly meet the diverse requirements under various edge scenarios. Meanwhile, these advanced APIs bring backward compatibility so that the DNNDK legacy projects can be ported to Vitis platform without any modifications to the existing source code. You can refer to the DNNDK samples to get familiar with the usage of advanced programming APIs.

Using Vitis AI Runtime APIs

Vitis AI Runtime (VART) enables applications to use the unified high-level runtime API for both cloud and edge. Therefore, making cloud-to-edge deployments seamless and efficient.

To use Vitis AI Runtime, use the following operations:

- 1. Create a DpuRunner object by calling create_runner.
- 2. Query the DpuRunner for the tensor format by calling get_input_tensors.
- 3. Query the DpuRunner for the shape and name of the input tensors it expects for its loaded Al model by get_output_tensors.
- 4. Execute the runner by calling execute_async.
- 5. Wait for the runner job to complete by calling wait

For more details about the programming with VART, see the Programming with Vitis Al Runtime (VART).

Using Advanced APIs

For edge DPU, you can utilize Vitis AI unified APIs to develop deep learning applications. In addition, they have another choice to adapt advanced low-level APIs to flexibly meet various scenarios' requirements. Note that you need to adopt legacy DNNDK N2Cube runtime as as to using such advanced APIs.For more details on advanced API usage, see Appendix A: Advanced Programming Interface .

For Vitis AI advanced low-level APIs, you need to use the following operations:



- 1. Call APIs to manage DPU kernels and tasks.
 - DPU kernel creation and destruction
 - DPU task creation and destruction
 - Manipulate DPU input and output tensors
- 2. Deploy DPU un-supported layers/operators over the CPU side.
- 3. Implement pre-processing to feed input data to DPU and implement post-processing to consume output data from DPU.

```
int main(void) {
/* DPU Kernel/Task for running ResNet-50 */
DPUKernel* kernel;
DPUTask* task;
/* Attach to DPU device and prepare for running */
dpuOpen();
/* Create DPU Kernel for ResNet-50 */
kernel = dpuLoadKernel("resnet50");
/* Create DPU Task for ResNet-50 */
task = dpuCreateTask(kernel, 0);
/* Run DPU Task for ResNet-50 */
runResnet50(task);
/* Destroy DPU Task & release resources */
dpuDestroyTask(task);
/* Destroy DPU Kernel & release resources */
dpuDestroyKernel(kernel);
/* Detach DPU device & release resources */
dpuClose();
return 0;
}
```

Use ResNet50 as an example, the code snippet for manipulating the DPU kernels and tasks are programmed within the main() function as follows. The operations inside main() include:

- Call dpuOpen() to open the DPU device.
- Call dpuLoadKernel() to load the DPU resnet50 kernel.
- Call dpuCreateTask() to create a task for DPU kernel.
- Call dpuDestroyKernel() and dpuDestroyTask() to destroy the DPU kernel and task and release resources.
- Call dpuClose() to close the DPU device.

The image classification takes place within the runResnet50() function, which performs the following operations:



- 1. Fetch an image using the OpenCV function imread() and set it as the input to the DPU
 kernel resnet50 by calling the dpuSetInputImage2() for Caffe model. For TensorFlow
 model, the users should implement the pre-processing (instead of directly using
 dpuSetInputImage2()) to feed input image into DPU.
- 2. Call dpuRunTask() to run the task for ResNet-50 model.
- 3. Perform softmax calculation on the Arm® CPU with the output data from DPU.
- 4. Calculate the top-5 classification category and the corresponding probability.

```
Mat image = imread(baseImagePath + imageName);
dpuSetInputImage2(task, INPUT_NODE, image);
dpuRunTask(task);
/* Get FC result and convert from INT8 to FP32 format */
dpuGetOutputTensorInHWCFP32(task, FC_OUTPUT_NODE, FCResult, channel);
CPUCalcSoftmax(FCResult, channel, softmax);
TopK(softmax, channel, 5, kinds);
```





Model Quantization

Overview

The process of inference is computation intensive and requires a high memory bandwidth to satisfy the low-latency and high-throughput requirement of edge applications.

Quantization and channel pruning techniques are employed to address these issues while achieving high performance and high energy efficiency with little degradation in accuracy. Quantization makes it possible to use integer computing units and to represent weights and activations by lower bits, while pruning reduces the overall required operations. In the Vitis™ AI quantizer, only the quantization tool is included. The pruning tool is packaged in the Vitis AI optimizer. Contact the support team for the Vitis AI development kit if you require the pruning tool.

Prune

Pruning
[Less number of param]

Pruned Neural Network
[FP32]

Compressed sparse
Neural Network
[ILess number of param]

Figure 20: Pruning and Quantization Flow

Generally, 32-bit floating-point weights and activation values are used when training neural networks. By converting the 32-bit floating-point weights and activations to 8-bit integer (INT8) format, the Vitis AI quantizer can reduce computing complexity without losing prediction accuracy. The fixed-point network model requires less memory bandwidth, thus providing faster speed and higher power efficiency than the floating-point model. The Vitis AI quantizer supports common layers in neural networks, such as convolution, pooling, fully connected, and batchnorm.

The Vitis AI quantizer now supports TensorFlow, Pytorch and Caffe (the quantizer names are vai_q_tensorflow, vai_q_pytorch, and vai_q_caffe respectively). The vai_q_tensorflow quantizer is based on Tensorflow 1.15. The vai_q_pytorch quantizer supports Pytorch from 1.1-1.4. The vai_q_tensorflow and vai_q_caffe quantizer support the quantize finetuning feature, but vai_q_pytorch does not.



In the quantize calibration process, only a small set of unlabeled images are required to analyze the distribution of activations. The running time of quantize calibration varies from a few seconds to several minutes, depending on the size of the neural network. Generally, there is a little decline in accuracy after quantization. However, for some networks such as Mobilenets, the accuracy loss might be large. In this situation, quantize finetuning can be used to further improve the accuracy of quantized models. Quantize finetuning requires the original train dataset. According to experiments, several epochs of finetuning are needed and the finetune time varies from several minutes to several hours.

Vitis AI Quantizer Flow

The overall model quantization flow is detailed in the following figure.




Figure 21: VAI Quantizer Workflow

The Vitis AI quantizer takes a floating-point model as input (frozen GraphDef file for TensorFlow version, prototxt and caffemodel for Caffe version, and performs pre-processing (folds batchnorms and removes useless nodes), and then quantizes the weights/biases and activations to the given bit width.



To capture activation statistics and improve the accuracy of quantized models, the Vitis Al quantizer needs to run several iterations of inference to calibrate the activations. A calibration image dataset input is therefore required. Generally, the quantizer works well with 100–1000 calibration images. This is because there is no need for back propagation, the un-labeled dataset is sufficient.

After calibration, the quantized model is transformed into a DPU deployable model (named deploy_model.pb for vai_q_tensorflow or deploy.prototxt/deploy.caffemodel for vai_q_caffe), which follows the data format of a DPU. This model can then be compiled by the Vitis AI compiler and deployed to the DPU. The quantized model cannot be taken in by the standard vision Caffe or TensorFlow framework.

TensorFlow Version (vai_q_tensorflow)

vai_q_tensorflow Installation

The vai g tensorflow can be obtained in the following two ways:

Docker container

Vitis Al provide docker container for quantization tools including vai_q_tensorflow. After running a container, activate conda environment vitis-ai-tensorflow. All the requirements are ready there, vai_q_tensorflow can be run directly.

conda activate vitis-ai-tensorflow

Install from Source Code

vai_q_tensorflow is a fork of TensorFlow from branch "r1.15". It is open source in Vitis_Al_Quantizer. vai_q_tensorflow building process is same to Tensorflow 1.15. Refer to Tensorflow document for details.

Steps to Run vai_q_tensorflow

Use the following steps to Run vai_q_tensorflow.

1. Prepare Float Model: Before running vai_q_tensorflow, prepare the frozen inference tensorflow model in floating-point format and calibration set, including the files listed in the following table.



Table 9: Input Files for vai q tensorflow

No.	Name	Description
1	frozen_graph.pb	Floating-point frozen inference graph. Ensure that the graph is the inference graph rather than the training graph.
2	calibration dataset A subset of the training dataset containing 100 to 1000 in	
3	input_fn	An input function to convert the calibration dataset to the input data of the frozen_graph during quantize calibration. Usually performs data preprocessing and augmentation.

For more information, see Getting the Frozen Inference Graph, Getting the Calibration Dataset and Input Function, and Custom Input Function.

2. Run vai_q_tensorflow: the following commands to quantize the model:

For more information, see Setting the --input_nodes and --output_nodes and Setting the Options.

- 3. After successful execution of the above command, two files are generated in \$ {output_dir}:
 - quantize_eval_model.pb is used to evaluate on CPU/GPUs, and can be used to simulate the results on hardware. You need to run import tensorflow.contrib.decent_q explicitly to register the custom quantize operation, because tensorflow.contrib is now lazily loaded.
 - deploy_model.pb is used to compile the DPU codes and deploy on it, which can be used as the input files to the Vitis AI compiler.

Table 10: vai_q_tensorflow Output Files

No.	Name	Description	
1	deploy_model.pb	Quantized model for VAI compiler (extended Tensorflow format)	
2	quantize_eval_model.pb	Quantized model for evaluation	

4. After deployment of the quantized model, sometimes it is necessary to compare the simulation results on the CPU/GPU and the output values on the DPU. vai_q_tensorflow supports dumping the simulation results with the quantize_eval_model.pb generated in step 3.



Run the following commands to dump the quantize simulation results:

The input_fn for dumping is similar to the input_fn for quantize calibration, but the batch size is often set to 1 to be consistent with the DPU results.

After successful execution of the above command, dump results are generated in \$ {output_dir}. There are folders in \${output_dir}, and each folder contains the dump results for a batch of input data. In the folders, results for each node are saved separately. For each quantized node, results are saved in *_int8.bin and *_int8.txt format. If dump_float is set to 1, the results for unquantized nodes are dumped. The / symbol is replaced by _ for simplicity. Examples for dump results are shown in the following table.

Table 11: Examples for Dump Results

Batch No.	Quant	Node Name	Saved files
1	Yes	resnet_v1_50/conv1/biases/ wquant	{output_dir}/dump_results_1/ resnet_v1_50_conv1_biases_wquant_int8.bin {output_dir}/dump_results_1/ resnet_v1_50_conv1_biases_wquant_int8.txt
2	No	resnet_v1_50/conv1/biases	{output_dir}/dump_results_2/resnet_v1_50_conv1_biases.bin {output_dir}/dump_results_2/resnet_v1_50_conv1_biases.txt

Getting the Frozen Inference Graph

In most situations, training a model with TensorFlow gives you a folder containing a GraphDef file (usually ending with a .pb or .pbtxt extension) and a set of checkpoint files. What you need for mobile or embedded deployment is a single GraphDef file that has been "frozen", or had its variables converted into inline constants so everything is in one file. To handle the conversion, Tensorflow provides $freeze_graph.py$, which is automatically installed with the vai_q_tensorflow quantizer.

An example of command-line usage is as follows:

```
$ freeze_graph \
    --input_graph /tmp/inception_v1_inf_graph.pb \
    --input_checkpoint /tmp/checkpoints/model.ckpt-1000 \
    --input_binary true \
    --output_graph /tmp/frozen_graph.pb \
    --output_node_names InceptionV1/Predictions/Reshape_1
```



The -input_graph should be an inference graph other than the training graph. Some operations behave differently in the training and inference, such as dropout and batchnorm; ensure that they are in inference phase when freezing the graph. For examples, you can set the flag <code>is_training=false</code> when using tf.layers.dropout/tf.layers.batch_normalization. For models using tf.keras.backend.set_learning_phase(0) before building the graph.

Because the operations of data preprocessing and loss functions are not needed for inference and deployment, the frozen_graph.pb should only include the main part of the model. In particular, the data preprocessing operations should be taken in the Input_fn to generate correct input data for quantize calibration.

Note: Type freeze_graph --help for more options.

The input and output node names vary depending on the model, but you can inspect and estimate them with the vai_q_tensorflow quantizer. See the following code snippet for an example:

```
$ vai_q_tensorflow inspect --input_frozen_graph=/tmp/
inception_v1_inf_graph.pb
```

The estimated input and output nodes cannot be used for the quantization part if the graph has in-graph pre- and postprocessing, because some operations in these parts are not quantizable and might cause errors when compiled by the Vitis AI compiler if you need to deploy the quantized model to the DPU.

Another way to get the input and output name of the graph is by visualizing the graph. Both tensorboard and netron can do this. See the following example, which uses netron:

```
$ pip install netron
$ netron /tmp/inception_v3_inf_graph.pb
```

Getting the Calibration Dataset and Input Function

The calibration set is usually a subset of the training/validation dataset or actual application images (at least 100 images for performance). The input function is a python importable function to load the calibration dataset and perform data preprocessing. The vai_q_tensorflow quantizer can accept an input_fn to do the preprocessing which is not saved in the graph. If the preprocessing subgraph is saved into the frozen graph, the input_fn only needs to read the images from dataset and return a feed_dict.



Custom Input Function

The function input format is module_name.input_fn_name, (for example, my_input_fn.calib_input). The input_fn takes an int object as input, indicating the calibration step number, and returns a dict`(placeholder_name, numpy.Array)` object for each call, which is fed into the placeholder nodes of the model when running inference. The shape of numpy.array must be consistent with the placeholders. See the following pseudo code example:

```
$ "my_input_fn.py"
def calib_input(iter):
    ""A function that provides input data for the calibration
Args:
iter: A `int` object, indicating the calibration step number
Returns:
    dict( placeholder_name, numpy.array): a `dict` object, which will be
fed into the model
    """
    image = load_image(iter)
    preprocessed_image = do_preprocess(image)
    return {"placeholder_name": preprocessed_images}
```

Setting the --input_nodes and --output_nodes

The input_nodes and output_nodes arguments are the name list of input nodes of the quantize graph. They are the start and end points of quantization. The main graph between them is quantized if it is quantizable, as shown in the following figure.




Figure 22: Quantization Flow for TensorFlow

It is recommended to set -input_nodes to be the last nodes of the preprocessing part and to set -output_nodes to be the last nodes of the main graph part, because some operations in the pre-and postprocessing parts are not quantizable and might cause errors when compiled by the Vitis AI quantizer if you need to deploy the quantized model to the DPU.



The input nodes might not be the same as the placeholder nodes of the graph. If no in-graph preprocessing part is present in the frozen graph, the placeholder nodes should be set to input_nodes.

The input_fn should be consistent with the placeholder nodes.

Setting the Options

In the command line, [options] stands for optional parameters. The most commonly used options are as follows:

- weight_bit: Bit width for quantized weight and bias (default is 8).
- activation_bit: Bit width for quantized activation (default is 8).
- method: Quantization methods, including 0 for non-overflow and 1 for min-diffs. The non-overflow method ensures that no values are saturated during quantization. The results can be easily affected by outliers. The min-diffs method allows saturation for quantization to achieve a lower quantization difference. It is more robust to outliers and usually results in a narrower range than the non-overflow method.

Evaluate Quantized Model (Optional)

If you have scripts to evaluate floating point model, like the models in Xilinx Modelzoo. Apply the following two changes to evaluate the quantized model.

- Add "from tensorflow.contrib import decent_q" in front of the float evaluation script. This will register the quantize operation.
- Replace the float model path in the scripts to quantization output model "quantize_results/quantize_eval_model.pb".

Then run the modified script to evaluate quantized model.

vai_q_tensorflow Usage

The options supported by vai_q_tensorflow are shown in the following tables.

Table 12: vai_q_tensorflow Options

Name	Туре	Description
Common Configuration		
input_frozen_graph	String	TensorFlow frozen inference GraphDef file for the floating-point model, used for quantize calibration.



Table 12: vai_q_tensorflow Options (cont'd)

Name	Туре	Description
input_nodes	String	The name list of input nodes of the quantize graph, used together with –output_nodes, comma separated. Input nodes and output_nodes are the start and end points of quantization. The subgraph between them is quantized if it is quantizable.
		It is recommended to set -input_nodes to be the last nodes of the preprocessing part and to set -output_nodes to be the last nodes before the post-processing part, because some operations in the preand postprocessing parts are not quantizable and might cause errors when compiled by the Vitis AI compiler if you need to deploy the quantized model to the DPU. The input nodes might not be the same as the placeholder nodes of the graph.
output_nodes	String	The name list of output nodes of the quantize graph, used together with –input_nodes, comma separated. Input nodes and output nodes are the start and end points of quantization. The subgraph between them is quantized if it is quantizable.
		It is recommended to set -input_nodes to be the last nodes of the preprocessing part and to set -output_nodes to be the last nodes before the post-processing part, because some operations in the preand postprocessing parts are not quantizable and might cause errors when compiled by the Vitis AI compiler if you need to deploy the quantized model to the DPU.
input_shapes	String	The shape list of input_nodes. Must be a 4-dimension shape for each node, comma separated, for example 1,224,224,3; support unknown size for batch_size, for example ?,224,224,3. In case of multiple input nodes, assign the shape list of each node separated by :, for example, ?,224,224,3:?,300,300,1.
input_fn	String	This function provides input data for the graph used with the calibration dataset. The function format is module_name.input_fn_name (for example, my_input_fn.input_fn). The input_fn should take an int object as input which indicates the calibration step, and should return a dict`(placeholder_node_name, numpy.Array)` object for each call, which is then fed into the placeholder operations of the model.
		For example, assign –input_fn to my_input_fn.calib_input, and write calib_input function in my_input_fn.py as:
		def calib_input_fn:
		# read image and do some preprocessing
		return {"placeholder_1": input_1_nparray, "placeholder_2": input_2_nparray}
		Note: You do not need to do in-graph preprocessing again in input_fn, because the subgraph before –input_nodes remains during quantization.
		Remove the pre-defined input functions (including default and random) because they are not commonly used. The preprocessing part which is not in the graph file should be handled in in the input_fn.
Quantize Configuration		•
weight_bit	Int32	Bit width for quantized weight and bias. Default: 8
activation_bit	Int32	Bit width for quantized activation. Default: 8



Table 12: vai_q_tensorflow Options (cont'd)

Name	Туре	Description	
method	Int32	The method for quantization. 0: Non-overflow method. Makes sure that no values are saturated during quantization. Sensitive to outliers. 1: Min-diffs method. Allows saturation for quantization to get a lower quantization difference. Higher tolerance to outliers. Usually ends with narrower ranges than the non-overflow method. Choices: [0, 1] Default: 1	
calib_iter	Int32	The iterations of calibration. Total number of images for calibration = calib_iter * batch_size. Default: 100	
ignore_nodes	String	The name list of nodes to be ignored during quantization. Ignored nodes are left unquantized during quantization.	
skip_check	Int32	If set to 1, the check for float model is skipped. Useful when only part of the input model is quantized. Choices: [0, 1] Default: 0	
align_concat	Int32	The strategy for the alignment of the input quantizeposition for concat nodes. Set to 0 to align all concat nodes, 1 to align the output concat nodes, and 2 to disable alignment. Choices: [0, 1, 2] Default: 0	
simulate_dpu	Int32	Set to 1 to enable the simulation of the DPU. The behavior of DPU for some operations is different from Tensorflow. For example, the dividing in LeakyRelu and AvgPooling are replaced by bit-shifting, so there might be a slight difference between DPU outputs and CPU/GPU outputs. The vai_q_tensorflow quantizer simulates the behavior for these operations if this flag is set to 1. Choices: [0, 1] Default: 1	
output_dir	String	The directory in which to save the quantization results. Default: "./quantize_results"	
max_dump_batches	Int32	The maximum number of batches for dumping. Default: 1	
dump_float	Int32	If set to 1, the float weights and activations will also be dumped. Choices: [0, 1] Default: 0	
Session Configurations			
gpu	String	The ID of the GPU device used for quantization, comma separated.	
gpu_memory_fraction	Float	The GPU memory fraction used for quantization, between 0-1. Default: 0.5	
Others			
help		Show all available options of vai_q_tensorflow.	
version		Show vai_q_tensorflow version information.	



vai_q_tensorflow Supported Operations and APIs

Table 13: Support Operations and APIs for vai_q_tensorflow

Туре	Operation Type	tf.nn	tf.layers	tf.keras.layers
Convolution	Conv2D DepthwiseConv2dNati ve	atrous_conv2d conv2d conv2d_transpose depthwise_conv2d_nat ive separable_conv2d	Conv2D Conv2DTranspose SeparableConv2D	Conv2D Conv2DTranspose DepthwiseConv2D SeparaleConv2D
Fully Connected	MatMul	1	Dense	Dense
BiasAdd	BiasAdd Add	bias_add	1	1
Pooling	AvgPool Mean MaxPool	avg_pool max_pool	AveragePooling2D MaxPooling2D	AveragePooling2D MaxPool2D
Activation	Relu Relu6	relu relu6 leaky_relu	/	ReLU LeakyReLU
BatchNorm[#1]	FusedBatchNorm	batch_normalization batch_norm_with_glob al_normalization fused_batch_norm	BatchNormalization	BatchNormalization
Upsampling	ResizeBilinear ResizeNearestNeighbo r	1	/	UpSampling2D
Concat	Concat ConcatV2	1	1	Concatenate
Others	Placeholder Const Pad Squeeze Reshape ExpandDims	dropout[#2] softmax[#3]	Dropout[#2] Flatten	Input Flatten Reshape Zeropadding2D Softmax

Notes:

- 1. Only supports Conv2D/DepthwiseConv2D/Dense+BN. BN is folded to speed up inference.
- 2. Dropout is deleted to speed up inference.
- 3. There is no need to quantize softmax output and vai_q_tensorflow does not quantize it.

vai_q_tensorflow Quantize Finetuning

Generally, there is a small accuracy loss after quantization, but for some networks such as Mobilenets, the accuracy loss can be large. In this situation, quantize finetuning can be used to further improve the accuracy of quantized models.



APIs

There are 3 APIs for quantize finetuning in Python package tf.contrib.decent_q.

```
tf.contrib.decent_q.CreateQuantizeTrainingGraph(config)
```

Convert the float training graph to quantize training graph, this is done by in-place rewriting on the default graph.

Arguments:

• config: A tf.contrib.decent_q.QuantizeConfig object, containing the configurations for quantization.

```
tf.contrib.decent_q.CreateQuantizeEvaluationGraph(config)
```

Convert the float evaluation graph to quantize evaluation graph, this is done by in-place rewriting on the default graph.

Arguments:

• config: A tf.contrib.decent_q.QuantizeConfig object, containing the configurations for quantization.

```
tf.contrib.decent_q.CreateQuantizeDeployGraph(checkpoint, config)
```

Freeze the checkpoint into the quantize evaluation graph and convert the quantize evaluation graph to deploy graph.

Arguments:

- checkpoint: A string object, the path to checkpoint folder of file.
- config: A tf.contrib.decent_q.QuantizeConfig object, containing the configurations for quantization.

Steps for Quantize Finetuning

Quantize finetuning is almost the same as float model finetuning, the difference is that we will use the vai_q_tensorflow's APIs to rewrite the float graph to convert it to a quantized graph, before the training starts. Here is the typical workflow.

Step 0: Preparation

Before finetuning, please prepare the following files:



Table 14: Checkpoints

No.	Name	Description	
1	Checkpoint files	Floating-point checkpoint files to start from. Can be omitted if train from scratch.	
2	Dataset	The training dataset with labels.	
3	Train Scripts	The python scripts to run float train/finetuning of the model.	

Step 1(Optional): Evaluate the Float Model

It is suggested to evaluate the float checkpoint files first before doing quantize finetuning, which can check the correctness of the scripts and dataset, and the accuracy and loss values of the float checkpoint can also be a baseline for the quantize finetuning.

Step 2: Modify the Training Scripts

To create the quantize training graph, we need to modify the training scripts to call the function after the float graph is built. The following is an example:

The QuantizeConfig contains the configurations for quantization.

Some basic configurations like input_nodes, output_nodes, input_shapes need to be set according to your model structure.

Other configurations like weight_bit, activation_bit, method have default values and can be modified as needed. See the "vai_q_tensorflow Usage" section for detailed information of all the configurations



- input_nodes/output_nodes: They are used together to determine the subgraph range you want to quantize. The pre-processing and post-processing part are usually not quantizable and should be out of this range. Note that the input_nodes and output_nodes should be the same for the float training graph and float evaluation graph for correctly match the quantization operations between them. Currently operations with multiple output tensors (such as FIFO) can not be supported, in that case you can simply add a tf.identity node to make a alias for the input_tensor to make a single output input node.
- input_shapes: The shape list of input_nodes, must be a 4-dimension shape for each node, comma separated, e.g. [[1,224,224,3] [1, 128, 128, 1]]; support unknown size for batch_size, e.g. [[-1,224,224,3]].

Step 4: Evaluate the Quantized Model and Generate the Deploy Model

After quantize finetuning, we can generate the deploy model. Before that, usually we need to evaluate the quantized graph with checkpoint file. This can be done by calling the below function after building the float evaluation graph. As the deploy process needs to run based on the quantize evaluation graph, so they are often called together.

```
# eval.py
# Create the float evaluation graph
model = model_fn(is_training=False)
# *Set the quantize configurations
from tensorflow.contrib import decent_q
q_config = decent_q.QuantizeConfig(input_nodes=['net_in'],
                                   output_nodes=['net_out'],
                                   input_shapes=[[-1, 224, 224, 3]])
# *Call Vai_q_tensorflow api to create the quantize evaluation graph
decent_q.CreateQuantizeEvaluationGraph(config=q_config)
# *Call Vai_q_tensorflow api to freeze the model and generate the deploy
model
decent_q.CreateQuantizeDeployGraph(checkpoint="path to checkpoint folder",
config=q_config)
# start the evaluation, users can use sess.run, tf.train, tf.estimator,
tf.slim and so on
# ...
```

Generated Files

After above steps, the generated file are in the \${output dir}, list as below:

Table 15: Generated File Information

Name	Tensorflow Compatable	Usage	Description
quantize_train_graph.pb	Yes	Train	The quantize train graph.



Table 15: Generated File Information (cont'd)

Name	Tensorflow Compatable	Usage	Description
quantize_eval_graph_{suffix}. pb	Yes	Evaluation with checkpoint	The quantize evaluation graph with quantize information frozen inside. No weights inside, should be used together with the checkpoint file in evaluation.
quantize_eval_model_{suffix} .pb	Yes	1. Evaluation; 2. Dump; 3. Input to VAI compiler (DPUCAHX8H)	The frozen quantize evaluation graph, weights in the checkpoint and quantize information are frozen inside. It can be used to evaluate the quantized model on the host or to dump the outputs of each layer for cross check with DPU outputs. XIR compiler uses it as input.
deploy_model_{suffix}.pb	No	Input to VAI compiler (DPUCZDX8G)	The deploy model, operations and quantize information are fused. DNNC compiler uses it as input.

The suffix contains the iteration information from the checkpoint file and the date information to make it clear to combine it to checkpoints files. For example, if the checkpiont file is "model.ckpt-2000.*" and the date is 20200611, then the suffix will be "2000 20200611000000".

Tips

The following are some tips for quantize finetuning.

- 1. Dropout: Experiments shows that quantize finetuning works better without dropout ops. This tool does not support quantize finetuning with dropouts now, they should be removed or disabled before running the quantize finetuning. This can be done by setting is_training=false when using tf.layers or call tf.keras.backend.set_learning_phase(0) when using tf.keras.layers.
- 2. Hyper-param: Quantize finetuning is like float finetuning, so the techniques for float finetuning is also needed. The optimizer type, learning rate curve are some important parameters to tune.

Pytorch Version (vai_q_pytorch)

vai_q_pytorch Installation

Right now vai_q_pytorch only has GPU version. vai_q_pytorch can be obtained in two ways:



Docker container

Vitis AI provide docker container for quantization tools including vai_q_pytorch. After running a GPU container, activate conda environment vitis-ai-pytorch. All the requirements are ready there, vai_q_pytorch APIs can be called directly. vai_q_pytorch now only has GPU version, vitis-ai-pytorch environment only exists in GPU container.

```
conda activate vitis-ai-pytorch
```

Install from Source Code

vai_q_pytorch is designed to work as a Pytorch plugin and itself is a python package. It is open source in Vitis_AI_Quantizer.It is recommended to install vai_q_pytorch in conda environment, follow the steps here:

1. set CUDA_HOME environment variable in .bashrc

If CUDA library is installed in /usr/local/cuda, add the following line into .bashrc. If CUDA is in other directory, change the line accordingly.

```
export CUDA_HOME=/usr/local/cuda
```

2. install Pytorch(1.1-1.4) and torchvision

Here take pytorch 1.1 and torchvision 0.3.0 as an example, detailed instructions for other versions are in pytorch website.

```
pip install torch==1.1.0 torchvision==0.3.0
```

3. install other dependencies

```
pip install -r requirements.txt
```

4. install vai_q_pytorch

```
cd ./pytorch_binding
python setup.py install (for user)
python setup.py develop (for developer)
```

5. Verify installation

```
python -c "import pytorch_nndct"
```

To create deployed model for VAI compiler, XIR library needs to be installed. Right now XIR library is not public available, so use docker environment to generate deployed model if necessary.



Steps to Run vai_q_pytorch

vai_q_pytorch is designed to work as a Pytorch plugin. We provide simplest APIs to introduce our FPGA-friendly quantization feature. For a well-defined model, you only need to add 2-3 lines to get a quantize model object. Here are the steps.

Step 0: Preparation

Prepare the following files for vai_q_pytorch.

Table 16: Input Files for vai_q_pytorch

No.	Name	Description
1	model.pth	Pre-trained pytorch model, generally pth file.
2	model.py	A python script including float model definition.
3	calibration dataset	A subset of the training dataset containing 100 to 1000 images.

Step 1: Modify Model Definition

To make Pytorch model quantizable, it is necessary to modify the model definition to make sure the modified model meets the following two conditions. An example is available in <code>example/resnet18_quant.py</code>

- The model to be quantized should include forward method only. All other functions should be
 moved outside or move to a derived class. These functions usually work as pre-processing
 and post-processing. If they are not moved outside, our API will remove them in our
 quantized module, which will cause unexpected behaviour when forwarding quantized
 module.
- 2. The float model should pass "jit trace test". First set the float module to evaluation status, then use "torch.jit.trace" function to test the float model. Make sure the float module can pass the trace test.

Step 2: Add vai_q_pytorch APIs to float scripts

Before quantization, suppose there is a trained float model and some python scripts to evaluate model's accuracy/mAP. Quantizer API will replace float module with quantized module and normal evaluate function will encourage quantized module forwarding. Quantize calibration determines "quantize" op parameters in evaluation process if we set flag quant_mode to 1. After calibration, we can evaluate quantized model by setting quant_mode to 2.

Import vai_q_pytorch module

from pytorch_nndct.apis import torch_quantizer, dump_xmodel



2. Generate a quantizer with quantization needed input and get converted model.

```
input = torch.randn([batch_size, 3, 224, 224])
   quantizer = torch_quantizer(quant_mode, model, (input))
   quant_model = quantizer.quant_model
```

- 3. Forwarding with converted model.
- 4. Output quantization result and deploy model.

```
quantizer.export_quant_config()
  dump_xmodel()
```

Step 3: Run Quantization and Get the Result

Before running commands, let's introduce the log message in vai_q_pytorch. vai_q_pytorch log messages have special color and special keyword "NNDCT". "NNDCT" is our internal project name and we will change it later. vai_q_pytorch log message types include "error", "warning" and "note". Pay attention to vai_q_pytorch log messages to check the flow status.

Run command with "--quant_mode 1" to quantize model.

```
python resnet18_quant.py --quant_mode 1 --subset_len 200
```

When doing calibration forward, we borrow float evaluation flow to minimize code change from float script. So there are loss and accuracy displayed in the end. They are meaningless, just skip them. Pay more attention to the colorful log messages with special keywords "NNDCT".

Another important thing is to control iteration numbers during quantization and evaluation. Generally, 100-1000 images are enough for quantization and the whole validation set are required for evaluation. The iteration numbers can be controlled in the data loading part. In this case, argument "subset_len" controls how many images used for network forwarding. But if the float evaluation script doesn't have an argument with similar role, it is better to add one, otherwise it should be changed manually.

If this quantization command runs successfully, two important files will be generated under output directory "./quantize_result".

```
ResNet.py: converted vai_q_pytorch format model,
Quant_info.json: quantization steps of tensors got. (Keep it for evaluation
of quantized model)
ResNet_int.xmodel: deployed model
```

To evaluate the quantized model, run the following command:

```
python resnet18_quant.py --quant_mode 2
```



When this command finishes, the displayed accuracy is the right accuracy for quantized model. Xmodel file for Vitis AI compiler will be generated under output directory "./quantize_result". It will be further used to deploy to FPGA.

```
ResNet_int.xmodel: deployed model
```

If XIR is not installed, Xmodel file can't be generated, this command will raise error in the end. But the accuracy can also be found in the output log.

vai_q_pytorch Usage

This chapter introduces the usage of execution tools and APIs to implement quantization and generated model to be deployed on target hardware. The APIs are in the module

pytorch_binding/pytorch_nndct/apis/quant_api.py are:

Function torch_quantizer will create a quantizer.

Argumentss:

- quant_mode: An integer that indicates which quantization mode the process is using. 0 for turning off quantization. 1 for calibration of quantization. 2 for evaluation of quantized model.
- Module: Float module to be quantized.
- Input_args: input tensor with the same shape as real input of float module to be quantized, but the values can be random number.
- State_dict_file: Float module pretrained parameters file. If float module has read parameters in, the parameter is not needed to be set.
- Output_dir: Directory for quantization result and intermediate files. Default is "quantize_result".
- Bitwidth_w: Global weights and bias quantization bit width. Default is 8.
- Bitwidth_a: Global activation quantization bit width. Default is 8.

```
def dump_xmodel(output_dir, deploy_check)
```

Function dump_xmodel will create deployed model.

Arguments:





- Output_dir: Directory for quantizapyttion result and intermediate files. Default is "quantize result"
- Depoly_check: Flags to control dump of data for accuracy check. Default is False.

Caffe Version (vai_q_caffe)

vai_q_caffe installation

vai_q_caffe can be obtained in the following two ways:

Docker container

Vitis AI provide docker container for quantization tools including vai_q_caffe. After running a container, activate conda environment vitis-ai-caffe. All the requirements are ready there, vai_q_caffe can be run directly.

conda activate vitis-ai-caffe

Install from Source Code

vai_q_caffe is open source in our caffe_xilinx repo. It is an XILINX-maintained fork of NVIDIA Caffe from branch "caffe-0.15". Building process is the same to BVLC Caffe. Refer to installation instructions here.

Steps to Run vai_q_caffe

Use the following steps to Run vai_q_caffe.

1. Prepare the Neural Network Model

Table 17: vai_q_caffe Input Files

No.	Name	Description
1	float.prototxt	Floating-point model for ResNet-50. Thedata layer in the prototxt should be consistent with the path of the calibration dataset.
2	float.caffemodel	Pre-trained weights file for ResNet-50.
3	calibration dataset	A subset of the training set containing 100 to 1000 images.

Before running vai_q_caffe, prepare the Caffe model in floating-point format with the calibration data set, including the following:

Caffe floating-point network model prototxt file.



- Pre-trained Caffe floating-point network model caffemodel file.
- Calibration data set. The calibration set is usually a subset of the training set or actual
 application images (at least 100 images). Make sure to set the source and root_folder in
 image_data_param to the actual calibration image list and image folder path. For quantize
 calibration, calibration data without label is enough. But due to the implementation, a
 image list file with two columns is required. Just set the second column to a random value
 or zero. This is an example of "calibration.txt".

```
n01440764_985.JPEG 0
n01443537_9347.JPEG 0
n01484850_8799.JPEG 0
```

Figure 23: Sample Caffe Layer for Quantization

```
ResNet-50
name: "ResNet-50"
layer {
 name: "data"
  type: "ImageData"
 top: "data"
top: "label"
  include {
    phase: TRAIN
  transform_param {
    mirror: false
    mean_value: 104
mean_value: 107
    mean_value: 123
  image_data_param {
    source: "./data/imagenet_256/calibration.txt"
    root_folder: "./data/imagenet_256/calibration_images/"
    batch_size: 10
    shuffle: false
    new_height: 224
    new width: 224
```

Note: 3 mean_value parameters for channels are recommended. If 3 mean_value parameters are specified, following the order BGR.

2. Run vai q caffe

Run vai_q_caffe to generate a quantized model:

```
\begin{tabular}{ll} vai\_q\_caffe & quantize & -model & float.prototxt & -weights & float.caffemodel \\ [options] \end{tabular}
```



Because there are small differences between hardware platforms, the output formats of vai_q_caffe are also different. If the target hardware platform is DPUCAHX8H, option "-keep_fixed_neuron" should be added to the command.

```
vai_q_caffe quantize -model float.prototxt -weights float.caffemodel -
keep_fixed_neuron[options]
```

3. Output

After successful execution of the above command, four files are generated in the output directory (default directory:./quantize_results/). The deploy.prototxt and deploy.caffemodel files are used as input files to the compiler. The quantize_train_test.prototxt and quantize_train_test.caffemodel files are used to test the accuracy on the GPU/CPU, and can be used as input files to quantize finetuning.

Table 18: vai_q_caffe Output Files

No.	Name	Description
1	deploy.prototxt	For Vitis AI compiler, quantized network description file.
2	deploy.caffemodel	For Vitis AI compiler, quantized Caffe model parameter file(non-standard Caffe format).
3	quantize_train_test.prototxt	For testing and finetuning, quantized network description file.
4	quantize_train_test.caffemodel	For testing and finetuning, quantized Caffe model parameter file (non-standard Caffe format).

To evaluate accuracy of quantized model, use command similar to the following, or add an "-auto_test" in step 2. Refer to next section for vai_q_caffe argument details.

```
vai_q_caffe test -model ./quantize_results/quantize_train_test.prototxt -
weights ./quantize_results/quantize_train_test.caffemodel -gpu 0 -
test_iter 1000
```

vai_q_caffe Usage

The vai_q_caffe quantizer takes a floating-point model as an input model and uses a calibration dataset to generate a quantized model. In the following command line, [options] stands for optional parameters.

```
vai_q_caffe quantize -model float.prototxt -weights float.caffemodel
[options]
```

The options supported by vai_q_caffe are shown in the following table. The three most commonly used options are weights_bit, data_bit, and method.



Table 19: vai_q_caffe Options List

Name	Туре	Optional	Default	Description
model	String	Required	-	Floating-point prototxt file (such as float.prototxt).
weights	String	Required	-	The pre-trained floating-point weights (such as float.caffemodel).
weights_bit	Int32	Optional	8	Bit width for quantized weight and bias.
data_bit	Int32	Optional	8	Bit width for quantized activation.
method	Int32	Optional	1	Quantization methods, including 0 for non-overflow and 1 for min-diffs. The non-overflow method ensures that
				no values are saturated during quantization. It is sensitive to outliers.
				The min-diffs method allows saturation for quantization to achieve a lower quantization difference. It is more robust to outliers and usually results in a narrower range than the non-overflow method.
calib_iter	Int32	Optional	100	Maximum iterations for calibration.
auto_test	-	Optional	Absent	Adding this option will perform testing after calibration using a test dataset specified in the prototxt file.
test_iter	Int32	Optional	50	Maximum iterations for testing.
output_dir	String	Optional	quantize_result s	Output directory for the quantized results.
gpu	String	Optional	0	GPU device ID for calibration and test.
ignore_layers	String	Optional	none	List of layers to ignore during quantization.
ignore_layers_file	String	Optional	none	Protobuf file which defines the layers to ignore during quantization, starting with ignore_layers
sigmoided_layers	String	Optional	none	List of layers before sigmoid operation, to be quantized with optimization for sigmoid accuracy
input_blob	String	Optional	data	Name of input data blob
keep_fixed_neuro n	Bool	Optional	FALSE	Remain FixedNeuron layers in the deployed model. Set this flag if your targeting hardware platform is DPUCAHX8H

Example:

```
1. quantize: vai_q_caffe quantize -model
float.prototxt -weights float.caffemodel -gpu 0
2. quantize with auto test: vai_q_caffe quantize -model
float.prototxt -weights float.caffemodel -gpu 0 -auto_test -test_iter 50
3. quantize with Non-Overflow method: vai_q_caffe quantize -model
float.prototxt -weights float.caffemodel -gpu 0 -method 0
```



```
4. finetune quantized model: vai_q_caffe finetune -solver solver.prototxt -weights quantize_results/float_train_test.caffemodel -gpu 0 5. deploy quantized model: vai_q_caffe deploy -model quantize_results/quantize_train_test.prototxt -weights quantize_results/float_train_test.caffemodel -gpu 0
```

vai_q_caffe Quantize Finetuning

Generally, there is a small accuracy loss after quantization, but for some networks such as Mobilenets, the accuracy loss can be large. In this situation, quantize finetuning can be used to further improve the accuracy of quantized models.

Finetuning is almost the same as model training, which needs the original training dataset and a solver.prototxt. Follow the steps below to start finetuning with the fix_train_test.prototxt and caffemodel.

- 1. Assign the training dataset to the input layer of fix_train_test.prototxt.
- 2. Create a solver.prototxt file for finetuning. An example of a solver.prototxt file is provided below. You can adjust the hyper-parameters to get good results. The most important parameter is base_Ir, which is usually much smaller than the one used in training.

```
net: "./fix results/fix train test.prototxt"
test iter: 2500
test interval: 2000
test initialization: false
display: 10
average_loss: 100
base_lr: 0.0000001
lr policy: "poly"
power: 1
gamma: 0.1
max_iter: 2000
momentum: 0.9
weight decay: 0.0000
snapshot: 1000
snapshot_prefix: "./finetune/"
snapshot diff: false
solver mode: GPU
iter_size: 1
```

3. Run the following command to start finetuning:

```
./vai\_q\_caffe \ finetune \ -solver \ solver.prototxt \ -weights \ quantize\_results/quantize\_train\_test.caffemodel \ -gpu \ all
```

4. Deploy the finetuned model. The finetuned model is generated in the snapshot_prefix settings of the solver.prototxt file, such as \${snapshot_prefix}/finetuned_iter10000.caffemodel. You can use the test command to test its accuracy.



5. Finally, you can use the deploy command to generate the deploy model (prototxt and caffemodel) for the Vitis AI compiler.

./vai_q_caffe deploy -model quantize_results/ quantize_train_test.prototxt -weights finetuned_iter10000.caffemodel gpu 0 -output_dir deploy_output





Vitis AI Compiler

Vitis AI Compiler

Vitis[™] AI VAI_C is the unified interface to a compiler family targeting for the optimization of neural-network computations to a family of DPUs. Each compiler maps a network model into a highly optimized DPU instruction sequence.

The simplified description of VAI_C framework is shown in the following figure. After parsing the topology of optimized and quantized input model, VAI_C constructs an internal computation graph as intermediate representation (IR). Therefore, a corresponding control flow and a data flow representation. It then performs multiple optimizations, for example, computation nodes fusion such as when batch norm is fused into a presiding convolution, efficient instruction scheduling by exploit inherent parallelism, or exploiting data reuse.

Figure 24: Vitis AI Compiler Framework

VAI_C Usage

The corresponding Vitis AI compiler for Caffe and TensorFlow framework are vai_cc_caffe and $vai_ctensorflow$ across cloud-to-edge DPU. The common options for VAI_C are illustrated in the following table.



Table 20: VAI C Common Options for Cloud and Edge DPU

Parameters	Description	
arch	DPU architecture configuration file for VAI_C compiler in JSON format. It contains the dedicated options for cloud and edge DPU during compilation.	
prototxt	Path of Caffe prototxt file for the compiler vai_c_caffe. This option is only required while compiling the quantized Caffe model generated by vai_q_caffe.	
caffemodel	Path of Caffe caffemodel file for the compiler vai_c_caffe. This option is only required while compiling the quantized Caffe model generated by vai_q_caffe.	
frozen_pb	Path of TensorFlow frozen protobuf file for the compiler vai_c_tensorflow. This option is only required the quantized TensorFlow model generated by vai_q_tensorflow.	
output_dir	Path of output directory of vai_c_caffe and vai_c_tensorflow after compilation process.	
net_name	Name of DPU kernel for network model after compiled by VAI_C.	
options	The list for the extra options for cloud or edge DPU in the format of 'key':'value'. If there are multiple options to be specified, they are separated by ',', and if the extra option has no value, an empty string must be provided. For example:options "{'cpu_arch':'arm32', 'dcf':'/home/edge-dpu/zynq7020.dcf', 'save_kernel':''}" Note: For arguments specified with "options", they have the highest priorities and will override the values specified in other places. For example, specifying 'dcf' with "options" will replace the value specified in JSON file.	

Cloud Flows

This section briefly describes the DPUCADX8G (formerly known as xfDNN) front-end compilers. Here, a Caffe and TensorFlow interfaces are presented, both of which are built on top of a common intermediate representation. These interfaces are common to all DPUs.

This section also describes the procedure that is used in combination with examples (refer to software distribution), model quantization, and the proceeding sub-graph. As today, the compilers comes as open source and it provides further insights.

Only the necessary steps and some of the context are presented here to give familiarity with this new environment. It is assumed that your environment is set up and running, and that you are considering a network (such as a classification network) and want to see the instructions for generating it to run on a DPUCADX8G design.

If the final goal is to inspect FPGA codes and to infer a time estimate, the compiler can be used in isolation. If the final goal is to execute the network on an FPGA instance, the DPUCADX8G compiler must be used in combination of a partitioner. There are two tools for this purpose in the following chapters. One is for Caffe and the other is for Tensorflow. For Caffe, the partitioner can directly use the compiler outputs and feed the run time. This is because the partitioner just broke the computation in a single FPGA subgraph. The Tensor Flow partitioner will allow multiple subgraphs. Refer to the following chapter for more details.



Caffe

For presentation purposes, assume you have a MODEL (model.prototxt), WEIGHT (model.caffemodel), and a QUANT_INFO (quantization information file). The basic Caffe compiler interface comes with simplified help:

```
vai_c_caffe -help
                  *********
 * VITIS_AI Compilation - Xilinx Inc.
usage: vai_c_caffe.py [-h] [-p PROTOTXT] [-c CAFFEMODEL] [-a ARCH]
                      [-o OUTPUT_DIR] [-n NET_NAME] [-e OPTIONS]optional
arguments:
  -h, --help
                        show this help message and exit
  -p PROTOTXT, --prototxt PROTOTXT
                        prototxt
  -c CAFFEMODEL, --caffemodel CAFFEMODEL
                        caffe-model
   -a ARCH, --arch ARCH json file
  -o OUTPUT_DIR, --output_dir OUTPUT_DIR
                        output directory
   -n NET_NAME, --net_name NET_NAME
                        prefix-name for the outputs
   -e OPTIONS, --options OPTIONS
                        extra options
```

The main goal of this interface is to specify the bare minimum across different designs. The following describes how to run specifically for DPUCADX8G, starting with the minimum inputs.

```
vai_c_caffe.py -p MODEL -c WEIGHT -a vai/DPUCADX8G/tools/compile/arch.json -
o WORK -n cmd -e OPTIONS
```

Specify the MODEL, WEIGHT, and where to write output. Specify a name for the code to be generated (i.e., cmd). In turn, this will create four outputs files in the WORK directory.

```
compiler.json quantizer.json weights.h5 meta.json
```

This is the main contract with the run time. There are three JSON files: one has the information about the instruction to be executed, the other has information about the quantization (i.e., how to scale and shift). The meta.json file is created from the arch.json file and it is basically a dictionary that specifies run time information. At the time of writing this user's guide, the name cmd is necessary, but it is not used by run time.

The main difference with other versions of DPU, you need to specify the QUANT_INFO using the options:

```
-e "{'quant_cfgfile' : '/SOMEWHERE/quantize_info.txt'}"
```



The option field is a string that represents a python dictionary. In this example, specify the location of the quantization file that has been computed separately and explained in Chapter 4. In context, other DPU versions just build this information in either the model or the weight, therefore, enhanced models are not a vanilla Caffe model and you will need a custom Caffe to run them. The DPUCADX8G uses and executes the native Caffe (and the custom Caffe).

Note: Remember that the quantization file must be introduced. The compiler will ask to have one and eventually will crash when it looks for one. A Caffe model to be complete must have both a prototxt and a caffemodel. Postpone the discussion about the arch.json file, but it is necessary. Also this is the unified Caffe interface using a scripting format, there are python interfaces that allow more tailored uses and compilations where an expert can optimize a model much further.

TensorFlow

The main difference between Caffe and TensorFlow is that the model is summarized by a single file and quantization information must be retrieved from a GraphDef.

Now, the interface clearly explains how to specify the frozen graph. Assuming that the model and quantization information is required.

```
vai_c_tensorflow.py --frozen_pb deploy.pb --net_name cmd --options
"{'placeholdershape': {'input_tensor' : [1,224,224,3]}, 'quant_cfgfile':
'fix_info.txt'}" --arch arch.json --output_dir work/temp
```

As you can see, the quantization information and the shape of the input placeholder are specified. It is common practice to have placeholder layers specifying the input of the model. It is good practice to specify all dimensions and use the number of batches equal to one. Optimize for latency and accept a batch size 1-4 (but this does not improve latency, it improves very little the throughput, and it is not completely tested for any networks).

There are cases where calibration and fine tuning provide a model that cannot be executed in native TensorFlow, but it contains the quantization information. If you run this front end with [-q, --quant_info extract quant info] on, create quantization information.





The software repository should provide examples where the compiler is called twice. The first one is to create a quantization information file (using a default name and location) and this is used as input for the code generation.

Note: Remember to introduce the output directory and the name of the code generated. The run time contract is based on where the outputs are written. The main approach to call a different compiler for different architecture is through the arch.json file. This file is used as a template for the output description and as an internal feature of the platform/target FPGA design. Furthermore, there is also a python interface where an expert could exploit custom optimizations.

Edge Flows

For edge DPU, VAI_C is constructed based on Deep Neural Network Compiler (DNNC) compiler to keep backward compatibility for the legacy DNNDK users. This section describes the usage of VAI_C for edge DPU.

Extra Options

In addition to the common options, VAI_C supports some extra options available only for edge DPU, which are specified by '--options' or '-e' option of VAI_C compiler and described in the following table.

Table 21: VAI_C Extra Options for Edge DPU

Parameters	Description	
help	Show all available options of VAI_C for edge DPU.	
version	Show VAI_C version information.	
save_kernel	To save kernel description info into file.	
mode	Compilation mode for DPU kernel: debug or normal. By default, network models are compiled into DPU kernels under normal mode. Note that the debug mode is default for edge VAI_C before version 5.0. Debug: DPU nodes (or supper layers) of the network model run one by one under the scheduling of runtime N2Cube. With the help of DExplorer, the users can perform debugging or performance profiling for each node of DPU kernel under debug mode. Normal: All layers/operators of the network model are packaged into one single DPU execution unit and there is no interruption involved during launching. Compared with debug mode, normal mode DPU kernel delivers better performance and should be used during production release phase.	



Table 21: VAI_C Extra Options for Edge DPU (cont'd)

Parameters	Description	
dump	Dump different types of info to facilitate debugging and use commas as delimiter when multiple types are given:	
	Graph: Original graph and transformed graph in DOT format. The dump files' names are ended with ".gv" suffix.	
	Weights: Weights and bias data for different layers. The dump files' names are ended with ".weights" or ".bias" suffix.	
	• ir: Immediate representation for different layer in VAI_C. The dump files' names are ended with ".ir" suffix.	
	• quant_info: Quantization information for different layers. The dump file's name is "quant.info".	
	dcf: DPU configuration parameters specified during DPU IP block design. The dump file's name is "dpu.dcf.dump". Note: The dpu.dcf.dump file is just used for dump purposes and should not be fed to VAI_C by "dcf" option for compilation purpose.	
	log: Other compilation log generated by VAI_C.	
	• fused_graph_info: VAI_C graph IR information to describe the relationship between model's original layers/operators and DPU nodes (or super layer).	
	all: Dump all listed above.	
	Note: All dumped files except for graph, weights, bias, and fushed_graph_info type are decrypted by VAI_C. In case of network compilation errors, these dump files can be delivered to Xilinx AI support team for further analysis.	
split_io_mem	Enable the using of split I/O memory model for DPU kernel to be built. For this model, the DPU memory buffer for input/output tensors are separated from the memory buffer for intermediate feature maps. If not specified, the unique memory model is used for DPU kernel by default. About unique memory model and split IO memory model, refer to section Advanced Programming for Edge for more details.	

Compiling ResNet50

To illustrate the compilation flow of VAI_C for edge DPU, use ResNet-50 as a compilation example. When compiling a network model, the required options should be specified to the VAI_C compiler. Once the compilation is successful, VAI_C will generate ELF object files and kernel information for deployment. These files are located under the folder specified by output_dir. The following two figures are screenshots of the VAI_C output when compiling ResNet-50 model: one is for unique memory model and the other is for split I/O memory model.



Figure 25: VAI_C Output for ResNet-50 under Unique Memory Model

```
[DNNC][Warning] layer [prob] (type: Softmax) is not supported in DPU, deploy it in CPU instead.
DNNC Kernel topology "resnet50_kernel_graph.jpg" for network "resnet50"
DNNC kernel list info for network "resnet50"
Kernel ID : Name
0 : resnet50_0
1 : resnet50_1
                                                    Kernel Name : resnet50 0
                           Kernel Type : DPLKernel
Code Size : 0.94MB
Param Size : 24.35MB
Workload MACs : 7715.95MOPS
IO Memory Space : 2.25MB
Mean Value : 104, 107, 123,
Total Tensor Count : 56
Boundary Input Tensor(s) (H*W*C)
data:0(0) : 224*224*3
                           Boundary Output Tensor(s) (H*W*C)
fc1000:0(0) : 1*1*1000
                                           Total Node Count : 55
Input Node(s) (H*W*C)
conv1(0) : 224*224*3
                                              Output Node(s) (H*W*C)
fc1000(0) : 1*1*1000
                                                    Kernel Name : resnet50_1
                            Kernel Type : CPLKernel
Boundary Input Tensor(s) (H*W*C)
prob:0(0) : 1*1*1000
                           Boundary Output Tensor(s) (H*W*C)
prob:0(0) : 1*1*1000
                                                 Input Node(s)
                                                                             (H*W*C)
                                                                prob : 1*1*1000
                                               Output Node(s)
                                                                             (H*W*C)
                                                                prob : 1*1*1000
```



Figure 26: VAI_C Output for ResNet-50 under Split IO Memory Model

```
[DNNC][Warning] layer [prob] (type: Softmax) is not supported in DPU, deploy it in CPU instead.
DNNC Kernel topology "resnet50_kernel_graph.jpg" for network "resnet50"
DNNC kernel list info for network "resnet50"
Kernel ID : Name
                                             0
                                               : resnet50_0
                                             1 : resnet50 1
                                 Kernel Name : resnet50_0
                                 Kernel Type : DPUKernel
                                   Code Size : 0.94MB
Param Size : 24.35MB
                                  Param Size
                                               : 7715.95MOPS
: 0.14MB(150528B)
                               Workload MACs
                              Input Mem Size
                                               : 0.98KB(1000B)
: 2.11MB
                            Output Mem Size
                        FeatureMap Mem Size
                                  Mean Value
                                                 104, 107, 123,
                         Total Tensor Count
                                                 56
                  Boundary Input Tensor(s)
                                                  (H*W*C)
                                   data:0(0) :
                                                 224*224*3
                 Boundary Output Tensor(s)
                                                  (H*W*C)
                                 fc1000:0(0) : 1*1*1000
                           Total Node Count :
                               Input Node(s)
                                                 (H*W*C)
                                     conv1(0): 224*224*3
                              Output Node(s)
                                                  (H*W*C)
                                    fc1000(0): 1*1*1000
                                 Kernel Name : resnet50 1
                                 Kernel Type : CPUKernel
                  Boundary Input Tensor(s) (H*W*C)
prob:0(0) : 1*1*1000
                 Boundary Output Tensor(s)
                                                  (H*W*C)
                                   prob:0(0) : 1*1*1000
                               Input Node(s)
                                                  (H*W*C)
                                         prob : 1*1*1000
                              Output Node(s)
                                                  (H*W*C)
                                                  1*1*1000
                                         prob :
```

Due to the limited number of operations supported by the DPU, VAI_C automatically partitions the input network model into several kernels when there are operations not supported by DPU. The users are responsible for the data transfer and communication between different kernels, using APIs provided by N^2 Cube that can be used for retrieving input and output address based on the input and output nodes of the kernel.

VAI C Kernel

The kernel information generated by VAI_C is illustrated as follows. Such information is useful for the users to deploy models over edge DPU.



- **Kernel ID:** The ID of each kernel generated by VAI_C after compilation. Every kernel has a unique id assigned by VAI_C. The neural network model will be compiled to several kernels depending on operators supported by DPU.
- Kernel Topology: The kernel topology description file describes the kernels in the kernel graph view when compilation is finished. The kernel_graph file is saved in standard JPEG format with file extension .jpg in the output directory specified by the VAI_C --output_dir option. If graphviz is not installed on the host system, VAI_C will output a DOT (graph description language) format file with extension .gv instead. You can convert the .gv format file to a JPEG file using the following command:

```
dot -Tjpg -o kernel_graph.jpg kernel_graph.gv
```

- Kernel Name: The name of the current kernel. For each DPU kernel, VAI_C produces one corresponding ELF object file named as dpu_kernelName.elf. For example, dpu_resnet50_0.elf and dpu_resnet50_2.elf are for DPU kernels resnet50_0 and resnet50_2 respectively. The kernel name is expected to be used in the Vitis AI programming, allowing DPU runtime to identify DPU different kernels correctly. As the container for DPU kernel, DPU ELF file encapsulates the DPU instruction codes and parameters for the network model.
- Kernel Type: The type of kernel. Three types of kernel are supported by VAI_C.
- Code Size: DPU instruction code size in the unit of MB, KB, or bytes for the DPU kernel.
- Param Size: The size of parameters for this kernel in the unit of MB for the DPU kernel.
- Workload MACs: The total computation workload in the unit of MOPS for the DPU kernel.
- Mean Value: The mean values for the DPU kernel.
- I/O Memory Space: Only available for DPU kernel compiled as unique memory model. It is the total size of input tenors, intermediate feature maps, and output tensors in the unit of MB. For split IO memory model, refer to the other three fields: Input Mem Size, Output Mem Size and Feature Map Mem Size, which are described below.
- **Input Mem Size:** The total size of all the input tensors in the unit of MB(B). It is only available for DPU kernel compiled as split IO memory model.
- Output Mem Size: The total size of all the outputs tensors in the unit of MB(B). It is only available for DPU kernel compiled as split IO memory model.
- Feature Map Mem Size: The total size of the intermediate feature maps in the unit of MB(B). It is only available for DPU kernel compiled as split IO memory model.
- Total Node Count: The number of DPU nodes for the DPU kernel.
- Total Tensor Count: The number of DPU tensors for the DPU kernel.




- Boundary Input Tensors: All input tensors of the kernel are listed out together with their shape information in the format of HWC (height*width*channel). The input tensor name can be used to retrieve DPUTensor via dpuGetBoundaryIOTensor() API. For ResNet50, its input tensor is data:0.
- Boundary Output Tensors: All output tensors of the kernel are listed out together with their shape information in the format of HWC (height*width*channel). The output tensor name can be used to retrieve DPUTensor via dpuGetBoundaryIOTensor() API. For ResNet50, its output tensor is fc1000:0. Note that for the historical reason of edge DPU design, VAI_C compiler always produces even number channels for the output tensor with odd number channels. Regarding the additionally added one channel for the output tensor, it is always filled with zero.
- Input nodes: All input nodes of the current DPU kernel and the shape information of each node are listed in the format of height*width*channel. For kernels not supported by the DPU, the user must get the output of the preceding kernel through output nodes and feed them into input nodes of the current node, using APIs provided by N²Cube.
- Output nodes: All output nodes of the current DPU kernel and the shape information of each node is listed in the format of height*width*channel. The address and size of output nodes can be extracted using APIs provided by N²Cube.

Note: The fields of Code Size, Param Size, Workload MACs, Mean Value, Node Count and Tensor Count from VAI_C compilation log are only available for DPU kernel.

For ResNet-50, its kernel graph in JPEG format is shown in the following figure. The kernel graph node describes the kernel id and its type, while the edge shows the relationship between different kernels in two tuples. The first item represents the output tensor from the source kernel, while the second item shows the input tensor to the destination kernel. The tuple contains two parts: the name of input/output node binding to the tensor, and the tensor index of the input/output node. Using the node name and index provided in the tuple, users can use the APIs provided by N2Cube to get the input or output tensor address.

Figure 27: DPU Kernel Graph for ResNet-50





Regarding the operations supported by edge DPU, you can refer to the *Zynq DPU v3.1 IP Product Guide* (PG338) for details. After compilation process of VAI_C, network models are normally transformed into the following three kinds of kernels.

- DPUKernel: Kernel running on edge DPU
- **CPUKernel:** Kernel running on CPU side. It consists of the DPU un-supported layers/ operators, which should be deployed onto the CPU by the user.
- ParamKernel: Same as CPU Kernel, but also generates weights and bias parameters for the DPU un-supported layers/operators.

DPU Shared Library

Under some scenarios, DPU ELF files can't be linked together with the host code into the final hybrid executable, such as DPU applications programmed with Python. After Caffe or TensorFlow models are compiled into DPU ELF files, the users can use Arm® GCC toolchain to transform them into DPU shared libraries so that they stay separate with Vitis AI applications and work as expected.

For Vitis AI evaluation boards, a 64-bit Arm GCC toolchain can be used to produce the DPU shared library. The following command links the DPU ELF file for ResNet50 into the shared library.

```
aarch64-xilinx-linux-gcc -fPIC -shared \
dpu_resnet50_*.elf -o libdpumodelresnet50.so
```

For host machine environment, 64-bit Arm GCC cross-compilation toolchain can be used as follows:

```
source /opt/petalinux/2020.1/environment-setup-aarch64-xilinx-linux
aarch64-xilinx-linux-gcc \
--sysroot=$SDKTARGETSYSROOT \
-fPIC -shared dpu_resnet50_*.elf -o libdpumodelresnet50.so
```

With <code>dpu_resnet50_*.elf</code>, the DPU ELF file <code>dpu_resnet50_0.elf</code> for ResNet50 model is wrapped into <code>libdpumodelresnet50.so</code>. For each model, all its DPU ELF files generated by VAI_C should be linked together into one unique DPU shared library in the naming format of <code>libdpumodelModelName.so</code>. For ResNet50, ModelName should be replaced with resnet50. If there are more than one network model used in a Vitis AI application, the users must create one DPU shared library for each of them.

Note: To deploy model with Vitis AI low level APIs, DPU shared libraries should be placed in the same folder with DPU applications or folder /lib/ or /usr/lib/ or /usr/local/lib/. Otherwise, Vitis AI low level dpuLoadKernel() API reports an error.



XIR Based Flow for DPUCAHX8H

Xilinx Intermediate Representation (XIR) is a graph based intermediate representation of the AI algorithms which is well designed for compilation and efficient deployment of the Domain-specific Processing Unit (DPU) on the powerful FPGA platform. It is composed of Op, Tensor, Graph and Subgraph libraries. In future, the Vitis™ AI quantizer, compiler, runtime and many other tools will use the XIR to transmit data. Also, an advanced user can achieve Whole Application Acceleration to release more energy of FPGA by extending the XIR to support customized IP in the Vitis AI flow. Currently, the DPUCAHX8H is enabled by the XIR based flow. This section describes the DPUCAHX8H compiler and steps to use common VAI_C interface to create compiled xmodel from the vai_quantizer outputs.




Figure 28: XIR Based Flow

The XIR based compiler for DPUCAHX8H takes the quantized TensorFlow or Caffe model as the input. It will first transform the input models into the XIR format as the foundation of the following processes. Most of the variations among different frameworks are eliminated and transferred to a unified representation in XIR. Then it applies various optimizations on the graph and break up the graph into several subgraphs on the basis of whether the OP can be executed on DPU. And some more architecture awared optimizations will be applied for each subgraph. For DPU subgraph, the compiler will generate the instruction stream and attach on it. Finally the optimized graph with necessary information and instructions for VART will be serialized to a compiled xmodel file.

Steps to compile Caffe or TensorFlow models for DPUCAHX8H with VAI_C are as same as previous DPU. It is assumed that you have successfully installed the Vitis AI package including VAI_C and compressed your model with vai_quantizer.



Caffe

For caffe, vai_q_caffe is supposed to generate a PROTOTXT (deploy.prototxt) and a MODEL (deploy.caffemodel). Make sure you specify "-keep_fixed_neuron" option for vai_q_caffe which is essential for DPUCAHX8H compiler. Then the following command is almost everything you need to do to get the compiled xmodel.

```
vai_c_caffe -p /PATH/TO/deploy.prototxt -c /PATH/TO/deploy.caffemodel -a /
PATH/TO/arch/DPUCAHX8H/PLATFORM/arch.json -o /OUTPUTPATH -n netname}
```

The compiler will create three files in OUTPUTPATH directory. 'netname_org.xmodel' is the precompiled xmodel which is generated by compiler frontend. 'netname.xmodel' is the compiled xmodel which contains instructions and other necessary information. 'meta.json' is for runtime.

See Chapter 3: Model Deployment Overview for more information on deploying the network on DPU with those files.

TensorFlow

For TensorFlow, vai_q_tensorflow is supposed to generate a pb file (quantize_eval_model.pb). Notice that there are two pb files generated by vai_q_tensorflow. The quantize_eval_model.pb file is the proper one for DPUCAHX8H compiler, which is different from DPUCZDX8G. The compilation command is similar.

```
vai_c_tensorflow -f /PATH/TO/quantize_eval_model.pb -a /PATH/TO/arch/
DPUCAHX8H/PLATFORM/arch.json -o /OUTPUTPATH -n netname}
```

And the outputs will be as same as Caffe.

Pytorch

For Pytorch, since the quantizer NNDCT will output the quantized model in XIR format directly. We will use vai_c_xir to compile it.

```
\label{local_vai_c_xir} $$ -i /PATH/TO/quantized.xmodel -a /PATH/TO/arch/DPUCAHX8H/PLATFORM/arch.json -o /OUTPUTPATH -n netname $$
```

And the outputs will be as same as Caffe and Tensorflow.

Currently Supported Operators

Xilinx is continuously improving DPUCAHX8H IP and compiler to support more operators with better performance. Now DPUCAHX8H can support OPs defined by Caffe and TensorFlow with some limitations as below.



Table 22: Currenlty Supported Operators

Typical Layers in CNN	Parameters	DPU Support
Convolution	Kernel size	W: [1, 8], H: [1, 8]
(Caffe: Convolution)	Strides	W: [1, 4], H: [1, 4]
(Tensorflow: Conv2d, SeparaleConv2D)	Paddings	Left, Right: [1, kernel_w-1] Top, Bottom: [1, kernel_h-1]
	In/Out Size	Arbitrary
	In/Out Channels	[1, 256 * channel_parallel]
	Activation	ReLU, LeakyReLU or ReLU6
	Dilation	Dilation * input_channel <= 256 * channel_parallel && stride ==1
	Group* (Caffe)	Group==1
Deconvolution	Kernel size	W: [1, 8], H: [1, 8]
(Caffe: Deconvolution)	Strides	W: [1, 4], H: [1, 4]
(Tensorflow: Conv2DTranspose)	Paddings	Left, Right: [1, kernel_w-1] Top, Bottom: [1, kernel_h-1]
	In/Out Size	Arbitrary
	In/Out Channels	[1, 256 * channel_parallel]
	Activation	ReLU, LeakyReLU or ReLU6
Max Pooling	Kernel size	W: [1, 8], H: [1, 8]
(Caffe: Pooling)	Strides	W: [1, 4], H: [1, 4]
(Tensorflow: MaxPool2D)	Paddings	Left, Right: [1, kernel_w-1] Top, Bottom: [1, kernel_h-1]
Average Pooling (Caffe: Pooling)	Kernel size	W: [1, 8], H: [1, 8]
	Strides	W: [1, 4], H: [1, 4]
(Tensorflow: AveragePooling2D, Mean)	Paddings	Left, Right: [1, kernel_w-1] Top, Bottom: [1, kernel_h-1]
Element-wise Sum	Input Size	Arbitrary
(Caffe: Eltwise)	Input Channel	[1, 256 * channel_parallel]
(Tensorflow: Add)	Activation	ReLU or LeakyReLU
Concat (Caffe: Concat)	Number, Axis	Arbitrary
(Tensorflow: Concatenate)	Out Channel	[1, 256 * channel_parallel]
Reorg* (Caffe)	Strides*	stride ^ 2 * input_channel <= 256 * channel_parallel
	Scale*, Reverse*	Arbitrary
Fully Connection	Input Channel	Input_channel < 2048 * channel_parallel
(Caffe: Inner Product) (Tensorflow: Matmul, Mul)	Output Channel	Arbitrary

Notes:

- 1. Group* and Reorg* are specific parameters in Caffe.
- 2. The parameter channel_parallel is determined by the DPU configuration. The channel_parallel for DPUCAHX8H is 16.
- 3. Support both VALID and SAME pad_mode for operators in Tensorflow.



Operators listed above are commonly used in CNN models, and DPU can support many configurations of these operators.

Operators below are primitively defined in different deep learning frameworks. The compiler can automatically parse these operators and distribute them to DPU or CPU. These operators are partially supported by the tools, and they are listed here for your reference.

Table 23: Operators Information

Operators	Framework	Parameters	DPU Support
Const	Tensorflow	-	Arbitrary
Shape	Tensorflow	-	Arbitrary
Identity	Tensorflow	-	Arbitrary
Batchnorm+	Caffe	-	Arbitrary
Neg*	Tensorflow	-	Partially
Mul*	Tensorflow	-	Partially
Sub*	Tensorflow	-	Partially
Gstiling*	Caffe	reverse, stride	Partially
Permute*	Caffe	order	Partially
Flatten*	Caffe/TensorFlow	start_dim, end_dim	Partially
Squeeze*	Tensorflow	dims	Partially
Reshape*	Tensorflow	shape	Partially
Stack*	Tensorflow	axis	Partially
Matmul*	Tensorflow	transpose_a, transpose_b	Partially
Strided_Slice*	Tensorflow	begin, end, strides, begin_mask, end_mask, ellipsis_mask, new_axis_mask, shrink_axis_mask	Partially
Mean*	Tensorflow	dims, keep_dims	Avgpool-like configurations
Resize*	Tensorflow	scale, align_corners, mode	scale = 2, false, NEAREST
Pad*	Tensorflow	pad, pad_mode, constant_value	"Constant"and pad with 0, "SYMMETRIC"
Resize_nearest*	Tensorflow	align_corners	False
DeephiResize*	Caffe	scale, mode	Scale = 2, NEAREST
Upsample2D**	Tensorflow	align_corners	-
Resize_bilinear**	Tensorflow	align_corners	-
Space_to_batch**	Tensorflow	block_shape, Paddings	-
Batch_to_space**	Tensorflow	block_shape, Paddings	-
Prior_box**	Caffe	-	-
Softmax**	Tensorflow	axis	-





Deployment and Runtime

Deploying and Running Models on Alveo U200/250

Vitis AI provides Unified C++ and Python APIs for Edge and Cloud to deploy models on FPGAs.

- The details of C++ APIs: https://github.com/Xilinx/Vitis-AI/blob/master/alveo/docs/Vitis-C %2B%2BAPI.md
- The details of Python APIs: https://github.com/Xilinx/Vitis-AI/blob/master/alveo/docs/Vitis-PythonAPI.md

Programming with Vitis AI Runtime (VART)

Vitis AI provides a C++ DpuRunner class with the following interfaces:

```
std::pair<uint32_t, int> execute_async( const std::vector<TensorBuffer*>&
input, const std::vector<TensorBuffer*>& output);
```

Note: For some historical reasons, this function is actually a blocking function, not an asynchronous non-blocking function.

1. Submit input tensors for execution, and output tensors to store results. The host pointer is passed via the TensorBuffer object. This function returns a job ID and the status of the function call.

```
int wait(int jobid, int timeout);
```

The job ID returned by execute_async is passed to wait() to block until the job is complete and the results are ready.

```
TensorFormat get_tensor_format()
```

2. Query the DpuRunner for the tensor format it expects.



Returns DpuRunner::TensorFormat::NCHW or DpuRunner::TensorFormat::NHWC

```
std::vector<Tensor*> get_input_tensors()
```

3. Query the DpuRunner for the shape and name of the output tensors it expects for its loaded Al model.

```
std::vector<Tensor*> get_output_tensors()
```

4. To create a DpuRunner object call the following:

```
create_runner(const xir::Subgraph* subgraph, const std::string& mode =
"")
```

It returns the following:

```
std::unique_ptr<Runner>
```

The input to create_runner is a XIR Subgraph generated by the AI compiler.

C++ Example

```
// get dpu subgraph by parsing model file
auto runner = vart::Runner::create_runner(subgraph, "run");
// populate input/output tensors
auto job_data = runner->execute_async(inputs, outputs);
runner->wait(job_data.first, -1);
// process outputs
```

We provide a C wrapper for the C++ DpuRunner class:

```
void* DpuPyRunnerCreate(char* path);
void DpuPyRunnerGetInputTensors(void* runner, DpuPyTensor** tensors, int*
tensor_cnt);
void DpuPyRunnerGetOutputTensors(void* runner, DpuPyTensor** tensors, int*
tensor_cnt);
int DpuPyRunnerGetTensorFormat(void* runner);
int DpuPyRunnerExecuteAsync(void* runner, void** indata, void** outdata,int
batch_sz, int* status);
int DpuPyRunnerWait(void* runner, int jobId);
void DpuPyRunnerDestroy(void* runner);
```

Vitis Al also provides a Python ctypes Runner class that mirrors the C++ class, using the C DpuRunner implementation:

```
class Runner:
def __init__(self, path)
def get_input_tensors(self)
def get_output_tensors(self)
def get_tensor_format(self)
def execute_async(self, inputs, outputs)
# differences from the C++ API:
# 1. inputs and outputs are numpy arrays with C memory layout
```





```
# the numpy arrays should be reused as their internal buffer
# pointers are passed to the runtime. These buffer pointers
# may be memory-mapped to the FPGA DDR for performance.
# 2. returns job_id, throws exception on error
def wait(self, job_id)
```

Python Example

```
dpu_runner = runner.Runner(subgraph, "run")
# populate input/output tensors
jid = dpu_runner.execute_async(fpgaInput, fpgaOutput)
dpu_runner.wait(jid)
# process fpgaOutput
```

C++ APIs

Class

The class name is vart::Runner. The following table lists all the functions defined in the vitis::vart::Runner class.

Table 24: Quick Function Reference

Туре	Name	Arguments
std::unique_ptr <runner></runner>	create_runner	const xir::Subgraph* subgraph const std::string& mode
std::vector <std::unique_ptr<runner>></std::unique_ptr<runner>	create_runner	const std::string& model_directory
std::pair <uint32_t, int=""></uint32_t,>	execute_async	const std::vector <tensorbuffer*>& input const std::vector<tensorbuffer*>& output</tensorbuffer*></tensorbuffer*>
int	wait	int jobid int timeout
TensorFormat	get_tensor_format	
std::vector <const xir::tensor*=""></const>	get_input_tensors	
std::vector <const xir::tensor*=""></const>	get_output_tensors	

Functions

create_runner

Factory function to create an instance of CPU/SIM/DPU runner by subgraph.

. Prototype

. Parameters



The following table lists the <code>create_runner</code> function arguments.

Table 25: create_runner Arguments

Туре	Name	Description
const xir::Subgraph*	subgraph	XIR Subgraph
const std::string&	mode	3 mode supported: 'ref' - CPU runner 'sim' - Simulation 'run' - DPU runner

. Returns

An instance of CPU/SIM/DPU runner.

• create_runner

Create dpu runner by model_directory.

. Prototype

```
std::vector<std::unique_ptr<Runner>> create_runner(const std::string&
model_directory);
```

Parameters

The following table lists the create_runner function arguments.

Table 26: create_runner Arguments

Туре	Name	Description
conststd::string&	model_directory	The directory name which contrains meta.json

. Returns

A vector of dpu runner.

execute_async

Function to execute the runner. Note that it's a block function.

. Prototype

```
virtual std::pair<uint32_t, int> execute_async(
    const std::vector<TensorBuffer*>& input,
    const std::vector<TensorBuffer*>& output) = 0;
```

Parameters

The following table lists the execute_async function arguments.



Table 27: execute_async Arguments

Туре	Name	Description
conststd::vector <tensorbuffer*>&</tensorbuffer*>	input	A vector of TensorBuffer create by all input tensors of runner.
conststd::vector <tensorbuffer*>&</tensorbuffer*>	output	A vector of TensorBuffe create by all output tensors of runner.

. Returns

pair<jodid, status> status 0 for exit successfully, others for customized warnings or errors.

wait

Function to wait for the end of DPU processing. It's a block function..

. Prototype

```
int wait(int jobid, int timeout)
```

. Parameters

The following table lists the wait function arguments.

Table 28: wait Arguments

Туре	Name	Description
int	jobid	job id, neg for any id, others for specific job id
int	timeout	timeout, neg for block for ever, 0 for non-block, pos for block with a limitation(ms).

. Returns

status 0 for exit successfully, others for customized warnings or errors.

• get_tensor_format

Get tensor format of runner...

. Prototype

TensorFormat get_tensor_format();

. Parameters

None

. Returns

TensorFormat: NHWC / HCHW

• get_input_tensors



Get all input tensors of runner.

. Prototype

```
std::vector<const xir::Tensor*> get_input_tensors()
```

Parameters

None

Returns

All input tensors. A vector of raw pointer to the input tensor.

get_output_tensors

Get all output tensors of runner.

. Prototype

```
std::vector<const xir::Tensor*> get_output_tensors()
```

Parameters

None

Returns

All output tensors. A vector of raw pointer to the output tensor.

Multi-FPGA Programming

Most modern servers have multiple Xilinx[®] Alveo[™] cards and you would want to take advantage of scaling up and scaling out deep-learning inference. Vitis[™] Al provides support for Multi-FPGA servers using the following building blocks:

Xbutler

The Xbutler tool manages and controls Xilinx FPGA resources on a machine. With the Vitis AI 1.0 release, installing Xbutler is mandatory for running a deep-learning solution using Xbutler. Xbutler is implemented as a server-client paradigm. Xbutler is an addon library on top of Xilinx XRT to facilitate multi-FPGA resource management. Xbutler is not a replacement to Xilinx XRT. The feature list for Xbutler is as follows:

- Enables multi-FPGA heterogeneous support
- C++/Python API and CLI for the clients to allocate, use, and release resources
- Enables resource allocation at FPGA, Compute unit (CU), and Service granularity
- Auto-release resource



- Multi-client support: Enables multi-client/users/processes request
- XCLBIN-to-DSA auto-association
- Resource sharing amongst clients/users
- Containerized support
- User defined function
- Logging support

Multi-FPGA, Multi-Graph Deployment with Vitis AI

Vitis AI provides different applications built using the Unified Runner APIs to deploy multiple models on single/multiple FPGAs. Detailed description and examples are available in the Vitis-AI GitHub (Multi-Tenant Multi FPGA Deployment).

Xstream API

A typical end-to-end workflow involves heterogeneous compute nodes which include FPGA for accelerated services like ML, video, and database acceleration and CPUs for I/O with outside world and compute not implemented on FPGA. Vitis AI provides a set of APIs and functions to enable composition of streaming applications in Python. Xstream APIs build on top of the features provided by Xbutler. The components of Xstream API are as follows.

- Xstream (\$VAI_PYTHON_DIR/vai/dpuv1/rt/xstream.py) provides a standard mechanism for streaming data between multiple processes and controlling execution flow / dependencies.
- Xstream Channel: Channels are defined by an alphanumeric string. Xstream Nodes may
 publish payloads to channels and subscribe to channels to receive payloads. The default
 pattern is PUB-SUB, that is, all subscribers of a channel will receive all payloads published to
 that channel. Payloads are queued up on the subscriber side in FIFO order until the subscriber
 consumes them off the queue.
- Xstream Payloads contain two items: a blob of binary data and metadata. The binary blob and metadata are transmitted using Redis, as an object store. The binary blob is meant for large data. The metadata is meant for smaller data like IDs, arguments and options. The object IDs are transmitted through ZMQ. ZMQ is used for stream flow control. The id field is required in the metadata. An empty payload is used to signal the end of transmission.



- Xstream Node: Each Xstream Node is a stream processor. It is a separate process that can subscribe to zero or more input channels, and output to zero or more output channels. A node may perform computation on payload received on its input channel(s). The computation can be implemented in CPU, FPGA or GPU. To define a new node, add a new Python file in <code>vai/dpuv1/rt/xsnodes</code>. See ping.py as an example. Every node should loop forever upon construction. On each iteration of the loop, it should consume payloads from its input channel(s) and publish payloads to its output channel(s). If an empty payload is received, the node should forward the empty payload to its output channels by calling <code>xstream.end()</code> and exit.
- Xstream Graph: Use \$VAI_PYTHON_DIR/vai/dpuv1/rt/xsnodes/grapher.py to construct a graph consisting of one or more nodes. When Graph.serve() is called, the graph will spawn each node as a separate process and connect their input/output channels. The graph manages the life and death of all its nodes. See neptune/services/ping.py for a graph example. For example:

```
graph = grapher.Graph("my_graph")
  graph.node("prep", pre.ImagenetPreProcess, args)
  graph.node("fpga", fpga.FpgaProcess, args)
  graph.node("post", post.ImagenetPostProcess, args)

graph.edge("START", None, "prep")
  graph.edge("fpga", "prep", "fpga")
  graph.edge("post", "fpga", "post")
  graph.edge("DONE", "post", None)

graph.serve(background=True)
...
  graph.stop()
```

• Xstream Runner: The runner is a convenience class that pushes a payload to the input channel of a graph. The payload is submitted with a unique ID. The runner then waits for the output payload of the graph matching the submitted ID. The purpose of this runner is to provide the look-and-feel of a blocking function call. A complete standalone example of Xstream is here: \$ {VAI_ALVEO_ROOT} / examples/deployment_modes/xs_classify.py

AI Kernel Scheduler

Real world deep learning applications involve multi-stage data processing pipelines which include many compute intensive pre-processing operations like data loading from disk, decoding, resizing, color space conversion, scaling, croping etc. and multiple ML networks of different kinds like CNN etc. and various post-processing operations like NMS.

The AI Kernel Scheduler (AKS) is an application to automatically and efficiently pipeline such graphs without much effort from the users. It provides various kinds of kernels for every stage of the complex graphs which are plug and play and are highly configurable. For example, preprocessing kernels like image decode and resize, CNN kernel like Vitis AI's DPU Kernel and post processing kernels like SoftMax and NMS. You can create their graphs using kernels and execute their jobs seamlessly to get the maximum performance.

For more details and examples, see the Vitis-AI GitHub (AI Kernel Scheduler)



Neptune

Neptune provides a web server with a modular collection of nodes defined in Python. These nodes can be strung together in a graph to create a service. You can interact with the server to start and stop these services. You can extend Neptune by adding your own nodes and services. Neptune builds on top of the Xstream API. In the following picture, the user is running three different machine learning models on 16 videos from YouTube in real-time. Through a single Neptune server, the time and space multiplexing of the FPGA resources are enabled. Detailed documentation and examples can be found here: \${VAI_ALVEO_ROOT}/neptune. Neptune is in the early access phase in this Vitis AI release.




Figure 29: Multi-stream, Multi-network Processing in Alveo

For more details see, Vitis Al Github (Neptune)

Advanced Programming for Edge

In addition to the unified high-level programming interface, Vitis AI also offers a comprehensive set of advanced low-level C++/Python programming APIs for deep learning applications' development over Xilinx® edge DPU. These low-level APIs originate from the Deep Neural Network Development Kit (DNNDK) programming interface, which ensures future compatibility for end users. Legacy DNNDK projects can be easily ported to the Vitis AI environment without any code changes.



The Vitis AI advanced low-level interface provides granular manipulations to DPU control at runtime. They implement the functionalities of DPU kernel loading, task instantiation, and encapsulating the calls to invoke Xilinx XRT or the DPU driver for DPU Task scheduling, monitoring, profiling, and resources management. Using these APIs can flexibly meet the diverse requirements under various edge scenarios across Xilinx[®] Zynq[®] UltraScale+™ and Zynq[®] UltraScale+™ MPSoC devices.

Programming Model

Understanding the DPU programming model makes it easier to develop and deploy deep learning applications over edge DPU. The related core concepts include DPU Kernel, DPU Task, DPU Node and DPU Tensor.

DPU Kernel

DPU Task

Each DPU task is a running entity of a DPU kernel. It has its own private memory space so that multithreaded applications can be used to process several tasks in parallel to improve efficiency and system throughput.

DPU Node

A DPU node is considered a basic element of a network model deployed on the DPU. Each DPU node is associated with input, output, and some parameters. Every DPU node has a unique name to allow APIs exported by Vitis AI to access its information.

There are three types of nodes: boundary input node, boundary output node, and internal node.

- A boundary input node is a node that does not have any precursor in the DPU kernel topology; it is usually the first node in a kernel. Sometimes there might be multiple boundary input nodes in a kernel.
- A boundary output node is a node that does not have any successor nodes in the DPU kernel topology.



 All other nodes that are not both boundary input nodes and boundary output nodes are considered as internal nodes.

After compilation, VAI_C gives information about the kernel and its boundary input/output nodes. The following figure shows an example after compiling Inception-v1. For DPU kernel 0, $conv1_7x7_s2$ is the boundary input node, and $loss3_classifier$ is the boundary output node.

Figure 30: Sample VAI_C Compilation Log

```
Kernel topology "inception v1 kernel graph.jpg" for network "inception v1"
kernel list info for network "inception vl
                                Kernel ID : Name
                                         Ø
                                           : inception_vl θ
                                         1 : inception vl 1
                              Kernel Name : inception vl 0
                              Kernel Type : DPUKernel
                            Code Size :
Param Size :
Workload MACs :
                                             0.20MB
6.67MB
                                             3165.34M0PS
                          IO Memory Space
                                             0.76MB
                               Mean Value :
                                             104, 117, 123,
                       Total Tensor Count :
                                             110
                Boundary Input Tensor(s)
                                             (H*W*C)
224*224*3
                                data:0(0) :
               Boundary Output Tensor(s)
                                              (H+W+C)
                    loss3 classifier:0(0) : 1*1*1000
                         Total Node Count: 76
                            Input Node(s)
                                             (H+W+C)
                          conv1 7x7 s2(0) :
                                             224*224*3
                           Output Node(s)
                                             (H*W*C)
                      loss3 classifier(0): 1*1*1000
                              Kernel Name : inception vl 1
                              Kernel Type : CPUKernel
                Boundary Input Tensor(s)
                                             (H*W*C)
                         loss3 loss3:0(0) : 1*1*1000
               Boundary Output Tensor(s)
                                             (H*W*C)
                         loss3 loss3:0(0) : 1*1*1000
                            Input Node(s)
                                              (H*W*C)
                               loss3 loss3 :
                                             1*1*1000
                           Output Node(s)
                                              (H*W*C)
                                             1*1*1000
                               loss3 loss3 :
```



When using dpuGetInputTensor*/dpuSetInputTensor*, the nodeName parameter is required to specify the boundary input node. When a nodeName that does not correspond to a valid boundary input node is used, Vitis AI returns an error message like:

```
[DNNDK] Node "xxx" is not a Boundary Input Node for Kernel inception_v1_0. [DNNDK] Refer to DNNDK user guide for more info about "Boundary Input Node".
```

Similarly, when using dpuGetOutputTensor*/dpuSetOutputTensor*, an error similar to the following is generated when a "nodeName" that does not correspond to a valid boundary output node is used:

```
[DNNDK] Node "xxx" is not a Boundary Output Node for Kernel inception_v1_0. [DNNDK] Please refer to DNNDK user guide for more info about "Boundary Output Node".
```

DPU Tensor

The DPU tensor is a collection of multi-dimensional data that is used to store information while running. Tensor properties (such as height, width, channel, and so on) can be obtained using Vitis Al advanced programming APIs.

For the standard image, memory layout for the image volume is normally stored as a contiguous stream of bytes in the format of CHW (Channel*Height*Width). For DPU, memory storage layout for input tensor and output tensor is in the format of HWC (Height*Width*Channel). The data inside DPU tensor is stored as a contiguous stream of signed 8-bit integer values without padding. Therefore, you should pay attention to this layout difference when feeding data into the DPU input tensor or retrieving result data from the DPU output tensor.

Programming Interface

Vitis AI advanced C++/Python APIs are introduced to smoothen the deep learning application development for edge DPU. For detailed description of each API, refer to Appendix A: Advanced Programming Interface.

Python programming APIs are available to facilitate the quick network model development by reusing the pre-processing and post-processing Python code developed during the model training phase. Refer to Appendix A: Advanced Programming Interface for more information. Exchange of data between CPU and the DPU when programming with Vitis AI for DPU is common. For example, data pre-processed by CPU is fed to DPU for process, and the output produced by DPU might need to be accessed by CPU for further post-processing. To handle this type of operation, Vitis AI provides a set of APIs to make it easy for data exchange between CPU and DPU. Some of them are shown below. The usage of these APIs are identical to deploy network models for Caffe and TensorFlow.

Vitis AI offers the following APIs to set input tensor for the computation layer or node:

• dpuSetInputTensor()



- dpuSetInputTensorInCHWInt8()
- dpuSetInputTensorInCHWFP32()
- dpuSetInputTensorInHWCInt8()
- dpuSetInputTensorInHWCFP32()

Vitis AI offers the following APIs to get output tensor from the computation layer or node:

- dpuGetOutputTensor()
- dpuGetOutputTensorInCHWInt8()
- dpuGetOutputTensorInCHWFP32()
- dpuGetOutputTensorInHWCInt8()
- dpuGetOutputTensorInHWCFP32()

Vitis AI provides the following APIs to get the starting address, size, quantization factor, and shape info for DPU input tensor and output tensor. With such information, the users can freely implement pre-processing source code to feed signed 8-bit integer data into DPU or implement post-processing source code to get DPU output data.

- dpuGetTensorAddress()
- dpuGetTensorSize()
- dpuGetTensorScale()
- dpuGetTensorHeight()
- dpuGetTensorWidth()
- dpuGetTensorChannel()

For Caffe Model

For Caffe framework, its pre-processing for model is fixed. Vitis AI offers several pre-optimized routines like <code>dpuSetInputImage()</code> and <code>dpuSetInputImageWithScale()</code> to perform image pre-processing on CPU side, such as image scaling, normalization and quantization, and then data is fed into DPU for further processing. These routines exist within the package of Vitis AI samples. Refer to the source code of DNNDK sample ResNet-50 for more details about them.

For TensorFlow Model

TensorFlow framework supports very flexible pre-processing during model training, such as using BGR or RGB color space for input images. Therefore, the pre-optimized routines dpuSetInputImage() and dpuSetInputImageWithScale() can't be used directly while deploying TensorFlow models. Instead the users need to implement the pre-processing code by themselves.



The following code snippet shows an example to specify image into DPU input tensor for TensorFlow model. Noted that the image color space fed into DPU input Tensor should be the same with the format used during model training. With $\mathtt{data[j*image.rows*3+k*3+2-i]}$, the image is fed into DPU in RGB color space. And the process of $\mathtt{image.at<Vec3b>(j,k)}$ [i])/255.0 - 0.5)*2 * scale is specific to the model being deployed. It should be changed accordingly for the actual model used.

```
void setInputImage(DPUTask *task, const string& inNode, const cv::Mat&
image) {
 DPUTensor* in = dpuGetInputTensor(task, inNode);
  float scale = dpuGetTensorScale(in);
 int width = dpuGetTensorWidth(in);
 int height = dpuGetTensorHeight(in);
 int size = dpuGetTensorSize(in);
 int8_t* data = dpuGetTensorAddress(in);
  for(int i = 0; i < 3; ++i) {
    for(int j = 0; j < image.rows; ++j) {
      for(int k = 0; k < image.cols; ++k) {
           data[j*image.rows*3+k*3+2-i] =
          (float(image.at<Vec3b>(j,k)[i])/255.0 - 0.5)*2 * scale;
      }
    }
   }
```

Python is very popularly used for TensorFlow model training. With Vitis AI advanced Python APIs, the users can reuse those pre-processing and post-processing Python code during training phase. This can help to speed up the workflow of model deployment on DPU for the quick evaluation purpose. After that it can be transformed into C++ code for better performance to meet the production requirements. The DNNDK sample miniResNet provides a reference to deploy TensorFlow miniResNet model with Python.

DPU Memory Model

For edge DPU, Vitis™ AI compiler and runtime N2Cube work together to support two different DPU memory models: unique memory model and split IO model, which are described below. The unique memory model is the default when network model is compiled into DPU kernel. To enable a split IO model, you specify the options --split-io-mem to the compiler while compiling the network model.



Unique Memory Model

For each DPU task in this mode, all its boundary input tensors and output tensors together with its intermediate feature maps stay within one physical continuous memory buffer, which is allocated automatically while calling dpuCreateTask() to instantiate one DPU task from one DPU kernel. This DPU memory buffer can be cached in order to optimize memory access from the ARM CPU side. Cache flushing and invalidation is handled by N2Cube. Therefore, you don't need to take care of DPU memory management and cache manipulation. It is very easy to deploy models with unique memory model, which is the case for most of the Vitis[™] Al samples.

You should copy unique memory model demands, that input data after pre-processing, into the boundary input tensors of DPU task's memory buffer. After this, you can launch the DPU task for running. This may bring additional overhead as there might be situations where the pre-processed input Int8 data already stays in a physical continuous memory buffer. This buffer which can be accessed by DPU directly. One example is the camera based deep learning application. The pre-processing over each input image from the camera sensor can be accelerated by FPGA logic, such as image scaling, model normalization, and Float32-to-Int8 quantization. The log result data is then logged to the physical continuous memory buffer. With a unique memory model, this data must be copied to DPU input memory buffer again.

Split IO Memory Model

Split IO memory model is introduced to resolve the limitation within unique memory model so that data coming from other physical memory buffer can be consumed by DPU directly. When calling <code>dpuCreateTask()</code> to create DPU task from the DPU kernel compiled with options - <code>split-io-mem</code>, N2Cube only allocates DPU memory buffer for the intermediate feature maps. It is up to the users to allocate the physical continuous memory buffers for boundary input tensors and output tensors individually. The size of input memory buffer and output memory buffer can be found from compiler building log with the field names Input Mem Size and Output Mem Size. The users also need to take care of cache coherence if these memory buffers can be cached.

DNNDK sample <code>split_io</code> provides a programming reference for split IO memory model, and the TensorFlow model SSD is used. There is one input tensor image:0, and two output tensors <code>ssd300_concat:0</code> and <code>ssd300_concat_1:0</code> for SSD model. From compiler building log, you can see that the size of DPU input memory buffer (for tensor image:0) is 270000, and the size of DPU output memory buffer (for output tensors <code>ssd300_concat:0</code> and <code>ssd300_concat_1:0</code>) is 218304. Then <code>dpuAllocMem()</code> is used to allocate memory buffers for them. <code>dpuBindInputTensorBaseAddress()</code> and <code>dpuBindOutputTensorBaseAddress()</code> are subsequently used to bind the input/output memory buffer address to DPU task before launching its execution. After the input data is fed into DPU input memory buffer, <code>dpuSyncMemToDev()</code> is called to flush cache line. When DPU task completes running, <code>dpuSyncDevToMem()</code> is called to invalidate the cache line.



Note: The four APIs <code>dpuAllocMem()</code>, <code>dpuFreeMem()</code>, <code>dpuSyncMemToDev()</code> and <code>dpuSyncDevToMem()</code> are provided only as demonstration purpose for split IO memory model. They are not expected to be used directly in your production environment. It is up to you whether you want to implement such functionalities to better meet customized requirements.

DPU Core Affinity

Edge DPU runtime N2Cube support DPU core affinity with the API <code>dpuSetTaskAffinity()</code>, which can be used to dynamically assign DPU tasks to desired DPU cores so that the users can participate in DPU cores' assignment and scheduling as required. DPU cores' affinity is specified with the second argument <code>coreMask</code> to <code>dpuSetTaskAffinity()</code>. Each bit of <code>coreMask</code> represents one DPU core: the lowest bit is for core 0, second lowest bit is for core 1, and so on. Multiple mask bits can be specified one time but can't exceed the maximum available DPU cores. For example, the mask value 0x3 indicates that a task can be assigned to DPU core 0 and 1, and it is scheduled right away if either core 0 or 1 is available.

Priority Based DPU Scheduling

N2Cube enables priority-based DPU task scheduling using the API dpuSetTaskPriority(), which can specify a DPU task's priority to a dedicated value at run-time. The priority ranges from 0 (the highest priority) to 15 (the lowest priority). If not specified, the priority of DPU Task is 15 by default. This brings flexibility to meet the diverse requirements under various edge scenarios. You can specify different priorities over the models running simultaneously so that they are scheduled to DPU cores in a different order when they are all in the ready state. When affinity is specified, the N2Cube priority-based scheduling also adheres to DPU cores affinity.

DNNDK samples pose detection demonstrates the feature of DPU priority scheduling. Within this sample, there are two models used: the SSD model for person detection and the pose detection model for body key points detection. The SSD model is compiled into the DPU kernel ssd_person . The pose detection model is compiled into two DPU kernels pose_0 and pose_2. Therefore, each input image needs to walk through these three DPU kernels in the order of ssd_person , $pose_0$ and $pose_2$. During a multi-threading situation, several input images may overlap each other among these three kernels simultaneously. To reach better latency, DPU tasks for ssd_person , $pose_0$, and $pose_2$ are assigned the priorities 3, 2, and 1 individually so that the DPU task for the latter DPU kernel gets scheduled with a higher priority when they are ready to run.





Accelerating Subgraph with ML Frameworks

Partitioning is the process of splitting the inference execution of a model between the FPGA and the host. Partitioning is necessary to execute models that contain layers unsupported by the FPGA. Partitioning can also be useful for debugging and exploring different computation graph partitioning and execution to meet a target objective. Following is an example of a Resnet based SSD object detection model. Notice the parts in the following figure, in red that is replaced by $fpga_func_0$ node in the partitioned graph. The partitioned code is complete and executes on both CPU and FPGA.

Note: This support is currently available for Alveo™ U200/U250 with use of DPUCADX8G.






Figure 31: Original Graph






Figure 32: Partitioned Graph

Partitioning Functional API Call in TensorFlow

Graph partitioning has the following general flow:

1. Create/initialize the partition class:

```
from vai.dpuv1.rt.xdnn_rt_tf import TFxdnnRT
xdnnTF = TFxdnnRT(args)
```

2. Loading the partitioned graph:

```
graph = xdnnTF.load_partitioned_graph()
```

3. Apply preprocessing and post processing as if the original graph is loaded.

Partitioner API

Partitioner's main input argument (for example, args in item 1 from Partioning usage flow) are as follows:



- Networkfile: tf.Graph, tf.GraphDef, or path to the network file
- loadmode: Saving protocol of the network file. Supported formats [pb (default), chkpt, txt, savedmodel]
- quant_cfgfile: DPUCADX8G quantization file
- batch_sz: Inference batch size. (Default 1)
- startnode: List of start nodes for FPGA partition (optional. Defaults to all placeholders)
- finalnode: List of final nodes for fpga partition (optional. Defaults to all sink nodes)

Partitioning Steps

1. Loading the original graph

Partitioner can handle frozen tf.Graph, tf.GraphDef, or a path to the network file/folder. If the pb file is provided the graph should be properly frozen. Other options include model stores using tf.train.Saver and tf.saved_model.

2. Partitioning

In this step the subgraph specified by startnode and final node sets is analyzed for FPGA acceleration. This is done in multiple phases.

- a. All graph nodes get partitioned into (FPGA) supported and unsupported sets using one of two method. The default (compilerFunc='SPECULATIVE') method uses rough estimate of the hardware operation tree. The second method (compilerFunc= 'DEFINITIVE') utilizes the hardware compiler. The latter is more accurate and can handle complex optimization schemes based on the specified options, however, it takes considerable more time to conclude the process.
- b. Adjacent supported and unsupported nodes get merged into (fine grained) connected components.
- c. Supported partitions get merged into maximally connected components, while maintaining the DAG property.
- d. Each supported partition gets (re)compiled using hardware compiler to create runtime code, quantization info, and relevant model parameters.
- e. Each supported partition subgraph is stored for visualization and debug purposes.
- f. Each supported subgraph gets replaced by tf.py_func node (with naming convention fpga_func_<partition_id>) that contains all necessary python function calls to accelerate that subgraph over FPGA.
- 3. Freezing the modified graph

The modified graph gets frozen and stored with "-fpga" suffix.

4. Run natively in Tensorflow



The modified graph can be loaded using load_partitioned_graph method of the partitioner class. The modified graph replaces the default tensorflow graph and can be used similar to the original graph.

Practical Notes

The compiler optimizations can be modified by passing the applicable compiler arguments either through positional argument or options arguments to the Partitioner class TFxdnnRT.

If model is not properly frozen, the compiler might fail optimizing some operations such as batchnorm.

startnode and finalnode sets should be a vertex separators. Meaning, removal of startnode or finalnode should separate the graph into two distinct connected components (except when startnode is a subset of graph placeholders).

Wherever possible, do not specify cut nodes between layers that are executed as a single macro layers, e.g., for Conv(x) -> BiasAdd(x), placing Conv(x) in a different FPGA partition than BiasAdd(x) may result in suboptimal performance (throughput, latency, and accuracy).

The partitioner initialization requires quant_cfgfile to exist to be able to create executable code for FPGA. In case FPGA execution is not intended, this requirement can be circumvented by setting quant_cfgfile="IGNORE".

Partitioning Support in Caffe

Xilinx has enhanced Caffe package to automatically partition a Caffe graph. This function separates the FPGA executable layers in the network and generates a new prototxt, which is used for the inference. The subgraph cutter creates a custom python layer to be accelerated on the FPGA. The following code snippet explains the code:

```
from vai.dpuv1.rt.scripts.framework.caffe.xfdnn_subgraph \
    import CaffeCutter as xfdnnCutter
def Cut(prototxt):

cutter = xfdnnCutter(
    inproto="quantize_results/deploy.prototxt",
    trainproto=prototxt,
    outproto="xfdnn_auto_cut_deploy.prototxt",
    outtrainproto="xfdnn_auto_cut_train_val.prototxt",
    cutAfter="data",
    xclbin=XCLBIN,
    netcfg="work/compiler.json",
    quantizecfg="work/quantizer.json",
```



```
weights="work/deploy.caffemodel_data.h5"
)
cutter.cut()
#cutting and generating a partitioned graph auto_cut_deploy.prototxt
Cut(prototxt)
```

Cut(prototxt)

The auto_cut_deploy.prototxt generated in the previous step, has complete information to run inference. For example:

- Notebook execution: There are two example notebooks (image detection and image classification) that can be accessed from \$VAI_ALVEO_ROOT/notebooks to understand these steps in detail.
- **Script execution:** There is a python script that can be used to run the models with default settings. It can be run using the following commands:
 - PreparePhase: Python

```
$VAI_ALVEO_ROOT/examples/caffe/run.py --prototxt <example prototxt> --
caffemodel <example caffemodel> --prepare
```

- **prototxt:** Path to model's prototxt
- caffemodel: Path to models caffemodel
- output_dir: Path to save the quantization, compiler and subgraph cut files
- **qtest_iter**: Number of iterations to test the quantization
- **qcalib_iter:** Number of iterations to calibration used for quantization
- Validate Phase: Python

```
$VAI_ALVEO_ROOT/examples/caffe/run.py -validate
```

- **output_dir:** If output_dir is given in the prepare phase, give the same argument and value to use the files generated in prepare phase.
- **numBatches:** Number of batches which can be used to test the inference.



Debugging and Profiling

This chapter describes the utility tools included within the Vitis[™] AI Development Kit, most of them are only available for edge DPU, except for Vitis AI Profiler. The kit consists of five tools, which can be used for DPU execution debugging, performance profiling, DPU runtime mode manipulation, and DPU configuration file generation. With the combined use of these tools, users can conduct DPU debugging and performance profiling independently.

- **DSight:** DPU performance profiling.
- DDump: Parsing and dumping over DPU ELF file, shared library, and hybrid executable
- **DExplorer:** Runtime mode management and DPU signature checking.
- **DLet:** Parsing DPU Hardware Handoff file and generated DPU configuration file.
- Vitis Al Profiler: A set of tools that helps to profile and visualize Al applications based on the VART, which is available for both edge DPU and cloud DPU.

Vitis AI Utilities

• **DSight:** DSight is the Vitis AI performance profiler for edge DPU and is a visual analysis tool for model performance profiling. The following figure shows its usage.

Figure 33: DSight Help Info

```
root@xlnx:~# dsight -h
Usage: dsight <option>
Options are:
-p --profile Specify DPU trace file for profiling
-v --version Display DSight version info
-h --help Display this information
```

By processing the log file produced by the runtime N2cube, DSight can generate an html web page, providing a visual format chart showing DPU cores' utilization and scheduling efficiency.

• **DExplorer:** DExplorer is a utility running on the target board. It provides DPU running mode configuration, DNNDK version checking, DPU status checking, and DPU core signature checking. The following figure shows the help information for the usage of DExplorer.



Figure 34: DExplorer Usage Options

```
Jsage: dexplorer <option>
Options are:
                  Display version info for each DNNDK component
     --version
                  Display the status of DPU cores
     --status
                  Display the info of DPU cores
 -W
     --whoami
                  Specify DNNDK N2Cube running mode: normal, profile, or debug
     --mode
 -m
                  Specify DPU timeout limitation in seconds under integer range of [1,
     --timeout
 -t
                  Display this information
 -h
     --help
```

- Check DNNDK Version: Running dexplore -v will display version information for each component in DNNDK, including N2cube, DPU driver, DExplorer, and DSight.
- Check DPU Status: DExplorer provides DPU status information, including running mode of N2cube, DPU timeout threshold, DPU debugging level, DPU core status, DPU register information, DPU memory resource, and utilization. The following figure shows a screenshot of DPU status.

Figure 35: DExplorer Status

```
root@dp-n1:~# dexplorer -s
[DPU cache]
Enabled
[DPU mode]
normal
[DPU timeout limitation (in seconds)]
[DPU Debug Info]
              : 9
Debug level
Core 0 schedule : 0
Core 0 interrupt: 0
[DPU Resource]
DPU Core
                 : 0
State
                 : Idle
PID
                 : 0
TaskID
                 : 0
Start
                  0
End
                  0
[DPU Registers]
VER
                  0x05c1c6bd
RST
                 : 0x000000ff
ISR
                : 0x00000000
                 : 0x00000000
IMR
                : 0x00000000
IRSR
                 : 0x00000000
ICR
DPU Core
                : 0
HP_CTL
                : 0x07070f0f
ADDR 10
                  0x00000000
ADDR WEIGHT
                : 0x00000000
ADDR_CODE
                 : 0x00000000
ADDR PROF
                 : 0x00000000
```



- **Configuring DPU Running Mode:** Edge DPU runtime N2cube supports three kinds of DPU execution modes to help developers to debug and profile Vitis AI applications.
 - Normal Mode: In normal mode, the DPU application can get the best performance without any overhead.
 - **Profile Mode:** In profile mode, the DPU will turn on the profiling switch. When running deep learning applications in profile mode, N2cube will output to the console the performance data layer by layer while executing the neural network; at the same time, a profile with the name <code>dpu_trace_[PID].prof</code> will be produced under the current folder. This file can be used with the DSight tool.
 - Debug Mode: In this mode, the DPU dumps raw data for each DPU computation node during execution, including DPU instruction code in binary format, network parameters, DPU input tensor, and output tensor. This makes it possible to debug and locate issues in a DPU application.

Note: Profile mode and debug mode are only available to network models compiled into debug mode DPU ELF objects by the Vitis AI compiler.

• Checking DPU Signature: New DPU cores have been introduced to meet various deep learning acceleration requirements across different Xilinx® FPGA devices. For example, DPU architectures B1024F, B1152F, B1600F, B2304F, and B4096F are available. Each DPU architecture can implement a different version of the DPU instruction set (named as a DPU target version) to support the rapid improvements in deep learning algorithms. The DPU signature refers to the specification information of a specific DPU architecture version, covering target version, working frequency, DPU core numbers, harden acceleration modules (such as softmax), etc. The -w option can be used to check the DPU signature. The following figure shows a screen capture of a sample run of dexplorer -w.For configurable DPU, dexplorer can help to display all configuration parameters of a DPU signature, as shown in the following figure.

Figure 36: Sample DPU Signature with Configuration Parameters

```
102-2019 1:-$dexplorer
DPU IP Spec1
                           2019-07-24 11:15:00
   Timestamp
PU Core Count
[DPU Core Configuration List]
PU Core
   Enabled
PU Arch
   Target Version
   Freqency
am Usage
                           Low
epthwiseConv
epthwiseConv+Relu6
                           Enabled
 nv+Leakyrelu
onv+Relu6
                           Enabled
 annel Augmentation
   rage Pool
                           Enabled
```



DDump: DDump is a utility tool to dump the information encapsulated inside a DPU ELF file,
hybrid executable, or DPU shared library and can facilitate users to analyze and debug various
issues. Refer to DPU Shared Library for more details. DDump is available on both runtime
container vitis-ai-docker-runtime and Vitis AI evaluation boards. Usage information is shown
in the figure below. For runtime container, it is accessible from path /opt/vitis-ai/utility/
ddump. For evaluation boards, it is installed under Linux system path and can be used directly.

Figure 37: DDump Usage Options

- Check DPU Kernel Info: DDump can dump the following information for each DPU kernel from DPU ELF file, hybrid executable, or DPU shared library.
 - Mode: The mode of DPU kernel compiled by VAI_C compiler, NORMAL, or DEBUG.
 - Code Size: The DPU instruction code size in the unit of MB, KB, or bytes for DPU kernel.
 - Param Size: The Parameter size in the unit of MB, KB, or bytes for DPU kernel, including weight and bias.
 - Workload MACs: The computation workload in the unit of MOPS for DPU kernel.
 - **IO Memory Space:** The required DPU memory space in the unit of MB, KB, or bytes for intermediate feature map. For each created DPU task, N2Cube automatically allocates DPU memory buffer for intermediate feature map.
 - Mean Value: The mean values for DPU kernel.
 - Node Count: The total number of DPU nodes for DPU kernel.
 - **Tensor Count:** The total number of DPU tensors for DPU kernel.
 - **Tensor In(H*W*C):** The DPU input tensor list and their shape information in the format of height*width*channel.
 - **Tensor Out(H*W*C):** The DPU output tensor list and their shape information in the format of height*width*channel.

The following figure shows the screenshot of DPU kernel information for ResNet50 DPU ELF file dpu_resnet50_0.elf with command ddump -f dpu_resnet50_0.elf -k.



Figure 38: DDump DPU Kernel Information for ResNet50

```
DPU Kernel List from file dnnc_output/dpu_resnet50_0.elf
                       ID:
                           Name
                        \Theta:
                            resnet50 0
DPU Kernel name: resnet50 0
 -> DPU Kernel general info
                    Mode: NORMAL
               Code Size:
                            1.28MB
              Param Size:
                           24.35MB
           Workload MACs:
                            7358.50M0PS
         IO Memory Space:
                            2.25MB
              Mean Value:
                            104, 107, 123
              Node Count:
                            55
            Tensor Count:
                            56
         Tensor In(H*W*C)
             Tensor ID-0:
                            224*224*3
        Tensor Out(H*W*C)
            Tensor ID-55:
                           1*1*1000
```

- Check DPU Arch Info: DPU configuration information from DPU DCF is automatically wrapped into DPU ELF file by VAI_C compiler for each DPU kernel. VAI_C then generates the appropriate DPU instructions, according to DPU configuration parameters. Refer to Zynq DPU v3.1 IP Product Guide (PG338) for more details about configurable DPU descriptions.DDump can dump out the following DPU architecture information:
 - DPU Target Ver: The version of DPU instruction set.
 - **DPU Arch Type:** The type of DPU architecture, such as B512, B800, B1024, B1152, B1600, B2304, B3136, and B4096.
 - RAM Usage: Low or high RAM usage.
 - **DepthwiseConv:** DepthwiseConv engine enabled or not.
 - **DepthwiseConv+Relu6:** The operator pattern of DepthwiseConv following Relu6, enabled or not.
 - Conv+Leakyrelu: The operator pattern of Conv following Leakyrelu, enabled or not.
 - Conv+Relu6: The operator pattern of Conv following Relu6, enabled or not.
 - Channel Augmentation: An optional feature to improve DPU computation efficiency against channel dimension, especially for those layers whose input channels are much less than DPU channel parallelism.
 - Average Pool: The average pool engine, enabled or not.

DPU architecture information may vary with the versions of DPU IP. Running command ddump -f dpu_resnet50_0.elf -d, one set of DPU architecture information used by VAI C to compile ResNet50 model is shown in the following figure.





Figure 39: DDump DPU Arch Information for ResNet50

```
DPU Kernel List from file dpu resnet50 0.elf
                      ID:
                           Name
                       0:
                           resnet50 0
DPU Kernel name: resnet50 0
-> DPU architecture info
            DPU ABI Ver:
                           v2.0
DPU Configuration Parameters
         DPU Target Ver:
                           1.4.0
          DPU Arch Type:
                          B512
               RAM Usage:
                          high
          DepthwiseConv:
                          Enabled
    DepthwiseConv+Relu6: Enabled
         Conv+Leakyrelu: Enabled
              Conv+Relu6: Enabled
   Channel Augmentation: Enabled
           Average Pool:
                          Disabled
```

• Check VAI_C Info: VAI_C version information is automatically embedded into DPU ELF file while compiling network model. DDump can help to dump out this VAI_C version information, which users can provide to the Xilinx AI support team for debugging purposes.Running command ddump -f dpu_resnet50_0.elf -c for ResNet50 model VAI_C information is shown in the following figure.

Figure 40: DDump VAI_C Info for ResNet50

• Legacy Support: DDump also supports dumping the information for legacy DPU ELF file, hybrid executable, and DPU shared library generated. The main difference is that there is no detailed DPU architecture information. An example of dumping all of the information for legacy ResNet50 DPU ELF file with command ddump -f dpu_resnet50_0.elf -a is shown in the following figure.



• **DLet:** DLet is host tool designed to parse and extract various edge DPU configuration parameters from DPU hardware handoff file HWH, generated by Vivado. The following figure shows the usage information of DLet.

Figure 41: Dlet Usage Options

```
Usage: dlet <option>
Options are:
-v --version Display version of DLet
-f --file Specity hardware hand-off(HWH) file
-h --help Display the usage of DLet
```

For Vivado project, DPU HWH is located under the following directory by default. <prj_name> is Vivado project name, and <bd_name> is Vivado block design name.

```
cpri_name>/<pri_name>.srcs/sources_1/bd/<bd_name>/hw_handoff/
<bd_name>.hwh
```

Running command <code>dlet -f <bd_name>.hwh</code>, DLet outputs the DPU configuration file DCF, named in the format of <code>dpu-dd-mm-yyyy-hh-mm.dcf</code>. <code>dd-mm-yyyy-hh-mm</code> is the timestamp of when the DPU HWH is created. With the specified DCF file, VAI_C compiler automatically produces DPU code instructions suited for the DPU configuration parameters.

Debugging

After the model is deployed on edge DPU, perhaps the running results are not as desired, running into a lower accuracy issue. Under this situation, the users should first check the model's accuracy after quantized by Vitis Al quantizer. If this is fine, then two suspected points are left to be further debugged. One possible point is related to the deployment source code, which should be checked very carefully. The other possible point is related to DPU execution itself. This section focuses on the illustrations about debugging the DPU running result. Normally, it involves the following five steps.

- 1. Run Vitis Al quantizer to generate the golden baseline from the quantized model.
- 2. Build the model as debug mode DPU kernel by Vitis AI compiler with option --dump fused_graph_info specified.
- 3. Before launching the running of DPU application, run command <code>dexplorer -m</code> debug to switch runtime N2Cube into debug mode, or calling <code>dpuEnableTaskDebug()</code> to enable debug mode for the dedicated DPU task only (other tasks will not be affected).
- 4. Run the DPU application and get the raw dump data for DPU task's each node.
- 5. Compare DPU raw dump data with the golden baseline from quantizer.



DNNDK sample <code>debugging</code> is delivered within Vitis AI package to demonstrate how to debug the DPU. TensorFlow Inception-v1 model is deployed within this sample and there are two subfolders: <code>decent_golden</code> and <code>dpu_deployment</code>. The folder <code>decent_golden</code> holds all the required files to generate golden baseline together with the evaluation version model <code>quantize_eval_model.pb</code> (deployable version model cannot be used) generated by <code>quantizer</code>. Run script <code>decent_dump_golden.sh</code> to dump the golden baseline for the input image <code>decent_golden/dataset/images/cropped_224x224.jpg</code> and save into the folder <code>decent_golden/dump_golden/dump_results_0/</code>.

For caffe model, the users can apply the following command to generate golden baseline from the quantized model. After completion, the golden results will be dumped into folder $dump_gpu$ by default.

With option --dump fused_graph_info specified to Vitis AI compiler, while compiling Inception-v1 model, one file named fused_graph_kernel_0.txt will be produced with DPU kernel dpu_tf_inception_v1_0. The folder dpu_deployment holds the deployment source code for Inception-v1 and dpuEnableTaskDump() is used to enable DPU raw data dumping. After going through the code in source file main.cc, it can be noticed that pre-processing and post-processing for Inception-v1 model are not included, which is helpful for isolating the affections of deployment code during debugging DPU. The file fused_graph_kernel_0.txt describes the mapping relationship between DPU node (or super-layer), which may contain several fused layers or operators, and the quantized model's layers or operators, which are divided into two types, in and out. For Caffe model, the layers' names are identical with the original floating-point model. For TensorFlow model, the operators' names are slightly different from the original floating-point model because Vitis AI quantizer performs some operators' fusion. With the name of the quantized model's layer or operator, the users can locate its corresponding dump files from quantizer golden baseline.

For kernel $dpu_tf_{inception_v1_0}$. elf of TensorFlow Inception-v1 model, the mapping information for its input node input and output node

InceptionV1_Logits_Conv2d_0c_1x1_Conv2D is shown below. For input node input, its out operator is input. And for output node

InceptionV1_Logits_Conv2d_0c_1x1_Conv2D, its out operator is InceptionV1_Logits_Conv2d_0c_1x1_Conv2D.

```
input :
{
in(0): null
out(0): input
};
```





```
InceptionV1_Logits_Conv2d_Oc_1x1_Conv2D :
{
in(0): InceptionV1_Logits_AvgPool_Oa_7x7_AvgPool
out(0): InceptionV1_Logits_Conv2d_Oc_1x1_Conv2D
};
```

For out type operator input, its corresponding text format dump file from Vitis AI quantizer is input_aquant_int8.txt (_aquant_int8 is the added suffix), which can be found from decent_golden/dump_golden/dump_results_0/. Feed Int8 type input data from input_aquant_int8.txt into DPU input node input. After compiling and running this DPU application, raw data for each DPU node will be dumped into a folder like dump_2134 (number 2134 is process ID). For the last DPU node

InceptionV1_Logits_Conv2d_0c_1x1_Conv2D, locate the DPU Int8 type running result within the file

 $tf_inception_v1_0_InceptionV1_Logits_Conv2d_0c_1x1_Conv2D_out0$. bin (prefix $tf_inception_v1_0_$ is the kernel name. And suffix out0 indicates that it is the first output tensor for this DPU node). For the last DPU node

InceptionV1_Logits_Conv2d_0c_1x1_Conv2D, use its out type operator
InceptionV1_Logits_Conv2d_0c_1x1_Conv2D to find the golden output file from
quantizer. Quantizer may fuse operators during performing quantization for TensorFlow model.
For Inception-v1 model, you can find the similar name dump file

InceptionV1_Logits_Conv2d_0c_1x1_BiasAdd_aquant_int8.bin (Conv2d and BiasAdd are two adjacent operators within model. _aquant_int8 is the added suffix). Lastly, check to see if DPU output of

 $\label{tf_inception_v1_0_InceptionV1_Logits_Conv2d_0c_1x1_Conv2D_out0.} bin \ \mbox{and quantizer output of}$

InceptionV1_Logits_Conv2d_0c_1x1_BiasAdd_aquant_int8.bin are equal or not. If they are the same then it can be confirmed that Inception-v1 runs well over DPU, as expected. Nevertheless, potential issues exist related to DPU execution. Contact Xilinx and report bugs.

Vitis AI Profiler

The Vitis AI Profiler is an application level tool that can help to optimize the whole AI application. The main purpose of Vitis AI profiler is to help detect the bottleneck of the whole AI application. For example, with the Vitis AI Profiler, you can profile the pre-processing functions and the post-processing functions together with DPU kernels' running status. If the profiling result shows that one pre-processing function takes very long time, it leads to a high CPU utilization and DPU cores wait for the CPUs to finish processing. In this situation, we find that the pre-processing and CPU are the bottlenecks. If you want to improve the performance, try to rewrite this pre-processing function with HLS or OpenCL to reduce the CPU's workload.

• It is easy to use, this tool requires neither any change in user's code nor re-compilation of the program.



- Visualize system performance bottlenecks.
- Illustrate the execution state of different compute units (CPU/GPU).

There are two components of this tool named VAI Tracer and VAI Profiler.


- VAI Tracer: Runs on target platforms and is responsible for collecting and reporting data to VAI Profiler for visualization.
- VAI Profiler: Runs on host x86 PC or local server and is responsible for analyzing and visualization.

Vitis AI Profiler Architecture

Table 29: Vitis AI Profiler Architecture

VAI Tracer	VAI Profiler	
Simple to use, the same interface with the classical Linux profiling tools (strace and ltrace)	A web application that could be easily deployed (need python as a run-time)	
Based on Linux trace infrastructures (Ftrace/Kprobe/ Uprobe)	Compatible with Windows (need WSL2)/Linux	
Collecting data of Vitis AI library and recording to a .xat format file	Upload the .xat file	
Rich and flexible features that can be configured	Auto analyze and show the report	

Figure 42: Vitis AI Profiler Architecture






What Information Can Be Obtained from This Tool

Figure 43: Vitis AI Profiler GUI Overview





- A union timeline that shows running status of different compute units in FPGA.
 - CPU: Function call stack graph and CPU busy/idle state, all Al Library relevant function calls will be highlighted on the timeline.
 - For CPU tasks, different color indicates different thread, on the screenshot below, we can find five different colors that stand for five different threads.
 - All of these five threads are forked by the Vitis Al Library.
 - The first pink one that is in charge of loading and resizing picture from disk to memory.
 - The other four threads that are in charge of processing AI tasks, including perprocessing post-processing and scheduling tasks for DPUs.

Figure 44: Vitis AI Profiler CPU Timeline



- DPUs every running task will be show on the timeline.
- If you move the mouse over the block, it highlights and shows the run time of this task.
- For DPU tasks, the utilization of DPUs (in time dimension) could be see very clearly from this graph.




Figure 45: Vitis AI Profiler DPU Timeline



- Information about hardware on running.
 - Memory Bandwidth: real-time AXI port traffic (only available for edge devices now).
 - You can see details about the traffic(including read and write) of each AXI port.
- Real-time throughput for AI inference throughput (FPS).
 - . More details will be shown while mouse moving over.

Figure 46: Vitis AI Profiler Throughput and AXI Traffic Monitor



- At the right half panel of the profiler window, there are two tabs which can be clicked on.
 - Hardware information can be got from the Hardware Information tab.
 - A series of key performance indicator of CPUs and DPUs will be got from the Overview tab.



Figure 47: Vitis AI Profiler Information Table

Infomation

Item	Value	
СРИ		
Cores	12	
Model	Intel(R) Xeon	
DPU_0 Latency		
subgraph_conv1_7x7_s2	2539.15 us	
subgraph_fc_visible	212.85 us	
DPU_1 Latency		
subgraph_conv1_7x7_s2	2562.09 us	
subgraph_fc_visible	211.36 us	
Utilization		
CPU-00	0.02 %	
CPU-01	18.48 %	
CPU-02	2.43 %	
CPU-03	11.02 %	
CPU-04	24.90 %	
CPU-05	30.68 %	



Getting Started with Vitis AI Profiler

- System Requirements
 - 。 Hardware
 - 1. Support MPSoC (DPUCZDX8G)
 - 2. Support Alveo (DPUCAHX8H)
 - Software
 - 1. Support VART v1.2+
 - 2. Support Vitis Al Library v1.2+
- Installing
 - Deploy the web server (Vitis AI Profiler) on PC or local server
 - 1. Clone the Vitis Al Profiler Project from github repo.

```
# cd /path-to-vitis-ai/Vitis-AI-Profiler
```

- 2. Requirements
 - Python 3.6+
 - Flask which you can get from

```
# pip3 install --user flask
```

3. Start the web Server on PC or Local Network Server.

```
# python3 vaiProfilerServer.py [-ip [0.0.0.0]] [--port [8008]]
```

By default (run with no argument) the IP address is 0.0.0.0 and port number is 8008, so user can access the web page by http://localhost:8008

- Preparing debug environment for VAI trace in MPSoC platform
 - 1. Configure and Build Petalinux
 - Run petalinux-config -c kernel and Enable these for linux kernel

```
General architecture-dependent options ---> [*] Kprobes
Kernel hacking ---> [*] Tracers
Kernel hacking ---> [*] Tracers --->
[*] Kernel Function Tracer
[*] Enable kprobes-based dynamic events
[*] Enable uprobes-based dynamic events
```

• Run petalinux-config -c rootfs and enable this for root-fs

```
user-packages ---> modules --->
    [*] packagegroup-petalinux-self-hosted
```

• Run petalinux-build



- 2. Install vart runtime, vaitrace will be installed into /usr/bin/xlnx/vaitrace
- 3. Create a symbolic link

```
#ln -s /usr/bin/xlnx/vaitrace/vaitrace.py /usr/bin/vaitrace
```

- Installing VAI trace
 - 1. Install vart runtime, vaitrace will be installed into /usr/bin/xlnx/vaitrace
 - 2. Create a symbolic link

```
#ln -s /usr/bin/xlnx/vaitrace/vaitrace.py /usr/bin/vaitrace
```

• Starting trace with vaitrace:

We use the "test_performance" program of Vitis Al Library's yolov3 sample as an example

- Download and Install Vitis Al Library
- Entry the directory of yolov3 sample

```
# cd /usr/share/vitis_ai_library/samples/yolov3/
```

Start testing and tracing

See readme file and the test command is:


```
# vaitrace -t 5 -o ~/trace_yolo_v3.xat ./test_performance_yolov3
yolov3_voc ./test_performance_yolov3.list
```

- 1. The first argument [-t 5] stands for tracing for 5 seconds.
- 2. The second argument [-o ~/trace_yolo_v3.xat] stands for saving the tracing data to home directory and named as trace_yolo_v3.xat, if no specified, the tracing data file(.xat) will be saved in the same directory with the executable file.
- 3. Copy the .xat file from home directory to your PC(via scp or nfs.)
- Upload and Get Result in Vitis AI Profiler
 - Open the Vitis AI Profiler with your browser (http://127.0.0.1:8008).
 - Click 'Browse' button to select the .xat file then click 'Upload'



Figure 48: .xat File Upload Page

Xilinx Vitis Al Profiler



- Now there four parts on the Profiler UI
 - Timeline: The timeline is categorized by hardware components users can tell hardware utilization with just at a single glance. All Vitis Al Library relative tasks are high-lighted, and most of the other progress are filtered out when tracing for higher efficiency, so the trace info of other threads may be inaccuracy.
 - For CPU tasks in timeline, different color indicates different thread, click on color block in the timeline will jump to and show the details in the tree-grid table below
 - Throughput: Show real-time Vitis AI Library inference FPS
 - AXI traffic: Total AXI read and write bandwidth, all six AXI ports included for Zynq MPSoC, not supported for cloud solution now.
 - Hardware Information: Show CPU/Memory/CU relative information



VAITRACE Usage

Command Line Usage

Important and frequently-used arguments:

- cmd: cmd is your executable program of Vitis-AI that want to be traced
- -t: Controlling the tracing time(in seconds) starting from the [cmd] being launched, the default value is 3, in other word, if no -t is specified for vaitrace, the tracing will stop after [cmd] running for 3 seconds, the [cmd] will continue to run as normal, but it will stop collecting tracing data.

It's recommended that: trace about 50~100 images at once

- . Less then 50 may not enough for some statistic information.
- . More then 100 will slow down the system significantly
- -o: Where to save trace file (.xat), by default, the .xat file will be saved at the working directory, and the file name will be the same as the executable program and with a .xat as suffix.
- -c: We can start a tracing with more custom options by writing these options on a json configuration file and specify the configuration by -c, details of configuration file will be explained in the next section
- Others arguments are used for debug

Configuration

It's recommended to use a configuration file to record trace options for vaitrace. User can start a trace with configuration by using vaitrace -c trace_cfg.json.

Configuration priority: Configuration File > Command Line > Default



Here is an example of vaitrace configuration file.

```
{
    "options": {
        "runmode": "normal",
        "cmd": "/usr/share/vitis-ai-library/sample/classification/
test_jpeg_classification resnet50 sample.jpg",
        "output": "./trace_resnet50.xat",
        "timeout": 3
},
"trace": {
        "enable_trace_list": ["vitis-ai-library", "vart", "custom"],
        "trace_custom": []
}
```

Table 30: The Content of the Configuration File

Key Name		Value Type	Description
options		object	Vaitrace options
	cmd	string	the same with command line argument cmd
	output	string	the same with command line argument -o
	timeout	integer	the same with command line argument -t
	runmode	string	Xmodel run mode control, can be "debug" or "normal", if runmode == "debug" VART will control xmodel run in a debug mode by using this, user can achieve fine-grained profiling for xmodel. For .elf type mode, only "normal" is valid.
trace		object	
	enable_trace_list	list	Built-in trace function list to be enabled, available value "vitis-ai-library", "vart", "opencv", "custom", custom for function in trace_custom list
trace_custom		list	The list of functions to be traced that are implemented by user. For the name of function, naming space are supported. You can see an example of using custom trace function later in this document

Vitis AI Profiler Usage

Manage uploaded xat files

Click on [Manage Uploaded Files] on front page, that we can see a file management page, that we can find uploaded .xat files.

All items are ranked by uploaded time, so that files could find easily.

- Click on the ID number will jump to the report
- Click on the file name can download the uploaded .xat file





• Click on the [x] will remove the file from server

Figure 49: Manage Uploaded xat

Xilinx Vitis Al Profiler

Uploaded Time \$	ID	File Name	Delete
2020-02-26 22:19:45	267877	trace_ssd.xat	×
2020-02-26 22:17:26	729688	trace_ssd_1.xat	×
2020-02-26 22:11:15	582143	trace_ssd.xat	×
2020-02-26 22:04:31	813441	trace_ssd.xat	×
2020-02-26 22:02:59	879255	trace_test_perf_yolov3_0226.xat	×
2020-02-18 15:23:32	436585	trace_jpeg.xat	×
2020-02-17 00:58:24	287591	trace_performa.xat	×
2020-02-16 23:26:59	815326	trace_performa.xat	×
2020-02-14 22:48:02	305064	trace_performa.xat	×
2020-02-14 22:32:20	535921	trace_performa.xat	×
2020-02-14 20:15:36	529059	trace_performa.xat	×
2020-01-20 10:49:21	672412	trace_yolov3_voc(1).xat	×
2020-01-20 10:47:36	597001	trace_ssd_traffic.xat	×
2020-01-20 10:43:08	469268	trace_yolov2_voc.xat	×
2020-01-19 19:55:22	488068	trace_yolov3_voc.xat	×

Example of VART based Program Profiling

• # cd path-to-vart



- Setup environment
- Build this sample

From the source code, we found that TopK and softmaxtask will be done by CPU, and we want to check the performance of these two functions, so write the name of these two functions to trace_custom list, and save this as trace_resnet50_vart.json.

For edge devices:

```
prions": {
    "options": {
        "runmode": "normal",
        "cmd": "./resnet50 model_dir_for_zcu104/resnet50.elf",
        "output": "./trace_vart_resnet50.xat",
        "timeout": 3
},
"trace": {
        "enable_trace_list": ["vart", "opencv", "custom"]
},
"trace_custom": [ "TopK", "CPUCalcSoftmax"]
}
```

For alveo devices, this sample uses xmodel, so it will have a different launch command.

```
"json
{
    "options": {
        "runmode": "normal",
        "cmd": "./resnet50 model_dir_for_U50/resnet50.xmodel",
        "output": "./trace_vart_resnet50.xat",
        "timeout": 3
},
"trace": {
        "enable_trace_list": ["vart", "opencv", "custom"]
},
"trace_custom": [ "TopK", "CPUCalcSoftmax"]
}
```

Start a trace

```
# vaitrace -c trace_resnet50_vart.json
```

• Upload trace_vart_resnet50.xat to Vitis Ai Profiler and check the report



Figure 50: performance_resnet50_vart

Task Name	Compute Unit	Start Time(us)	End Time(us)	Elapsed(us)
△ Thread-9295		11663.899530	11665.719140	1819609
cv::imread		11664.496798	11664.502156	5358
cv::resize		11664.502182	11664.502882	700
DpuRunnerEdge::execute_async		11664.515162	11664.528898	13736
CPUCalcSoftmax		11664.528970	11664.529105	135
ТорК		11664.529109	11664.530125	1016

Profiling

DSight is the DNNDK performance profiling tool. It is a visual performance analysis tool for neural network model profiling. The following figure shows its usage.

Figure 51: DSight Help Info

```
root@xlnx:~# dsight -h
Usage: dsight <option>
Options are:
-p --profile Specify DPU trace file for profiling
-v --version Display DSight version info
-h --help Display this information
```

By processing the log file produced by the N2cube tracer, DSight can generate an html file, which provides a visual analysis interface for the neural network model. The steps below describe how to use the profiler:

- 1. Set N2Cube to profile mode using the command dexplorer -m profile.
- 2. Run the deep learning application. When finished, a profile file with the name dpu_trace_[PID].prof is generated for further checking and analysis (PID is the process ID of the deep learning application).
- 3. Generate the html file with the DSight tool using the command: dsight -p dpu_trace_[PID].prof. An html file with the name dpu_trace_[PID].html is generated.
- 4. Open the generated html file with web browser.



Fine-Grained Profiling

After the models are compiled and deployed over edge DPU, the utility DExplorer can be used to perform fined-grained profiling to check layer-by-layer execution time and DDR memory bandwidth. This is very useful for the model's performance bottleneck analysis.

Note: The model should be compiled by Vitis AI compiler into debug mode kernel; fine-grained profiling is not available for normal mode kernel.

There are two approaches to enable fine-grained profiling for debug mode kernel:

- Run dexplorer -m profile before launch the running of DPU application. This will
 change N2Cube global running mode and all the DPU tasks (debug mode) will run under the
 profiling mode.
- Use dpuCreateTask() with flag T_MODE_PROF or dpuEnableTaskProfile() to enable profiling mode for the dedicated DPU task only. Other tasks will not be affected.

The following figure shows a profiling screen capture over ResNet50 model. The profiling information for each DPU layer (or node) over ResNet50 kernel is listed out.

Note: For each DPU node, it may include several layers or operators from original Caffe or TensorFlow models because Vitis AI compiler performs layer/operator fusion to optimize execution performance and DDR memory access.



Figure 52: Fine-grained Profiling for ResNet50

The following fields are included:

- ID: The index ID of DPU node.
- NodeName: DPU node name.
- Workload (MOP): Computation workload (MAC indicates two operations).
- Mem (MB): Memory size for code, parameter, and feature map for this DPU node.
- Runtime (ms): The execution time in unit of Millisecond.
- Perf (GOPS): The DPU performance in unit of GOP per second.
- **Utilization (%):** The DPU utilization in percent.
- MB/S: The average DDR memory access bandwidth.



With the fine-grained profiling result over one specific model by DSight , if the users aren't satisfied with the performance delivered by DPU core, they can try to modify DPU configuration so as to obtain better performance, such as applying more advanced DPU arch from B1152 to B4096, or using high on-chip RAM usage. Refer to https://github.com/Xilinx/Vitis-Al/tree/master/DPU-TRD for details. Otherwise, if DPU core offers enough performance, the users can try to change DPU configuration with lower logic resource requirement which will be beneficial for other usage.

Panorama-View Profiling

DSight delivers the visual format profiling statistics to let the users have a panorama view over DPU cores' utilization so that they can locate the application's bottleneck and further optimize performance. Ideally, the models should be compiled by VAI_C into normal mode DPU kernels before performing panorama view profiling.


The following steps describe how to conduct profiling with DSight:

- Switch N2Cube into profile mode using the command dexplorer -m profile.
- Run the DPU application and stop the process after it stays under the typical performance situation for several seconds A profile file with the name dpu_trace_[PID].prof is generated within the application's directory for further processing. (PID is the process ID of the launched DPU application).
- Launch the DSight tool with the command dsight -p dpu_trace_[PID].prof. An html file with the name dpu_trace_[PID].html is generated by DSight
- Open this generated html web page with any web browser and visual charts will be shown.
 One profiling example for multi-threading ResNet-50 over triple DPU cores is shown in the following figure.



Xilinx DSight

DPU Utilization: Core0: 39.9% Core1: 25.3% Core2: 26.2% Schedule Effeciency: Core0: 99.1% Core1: 99.5% Core2: 99.0%



- DPU Utilization (Y-axis): List out each DPU core's utilization. Higher percentage means DPU computing power is fully utilized to accelerate the model's execution. For lower percentage, the users can try to change the DPU configuration to reduce its required logic resources or try to re-design the algorithm so that DPU computing resources match the algorithm's requirement better.
- Schedule Efficiency (X-axis): Indicate what percentages of each DPU core are scheduled by runtime N2Cube. If the percentage number is lower, the users can try to improve the application's thread number so that DPU cores have more chances to be triggered. To further improve DPU cores' schedule efficiency, the users should try to optimize the other parts of computation workloads running on Arm CPU side, such as using NEON intrinsic, assembly instructions, or using Vitis accelerated libraries (e.g., xfOpenCV). Typically, such non-DPU parts workloads include pre-processing, post-processing, or DPU unsupported deep learning operators.





Advanced Programming Interface

For edge DPU, Vitis AI offers the advanced low-level C++/Python programming APIs. It consists of a comprehensive set of APIs that can flexibly meet the diverse requirements under various edge scenarios. For example, low-level API dpuSetTaskPriority() can be used to specify the scheduling priority of DPU tasks so that different models can be scheduled under the dedicated priorities. dpuSetTaskAffinity() can be used to dynamically assign DPU tasks to desired DPU cores so that the users can participate in DPU cores' assignment and scheduling as required. Meanwhile, such advanced APIs bring forward compatibility so that DNNDK legacy projects can be ported to Vitis platform without any modifications to the existing source code.

Vitis AI advanced low-level C++ APIs are implemented within runtime library libn2cube for edge DPU and are exported within header file n2cube.h, which represents in header file dnndk.h. Hence the users only need to include dnndk.h at the source code.

In the meantime, the users can adopt the suited low-level Python APIs in module n2cube, which are equivalent wrappers for those C++ APIs in library libn2cube. With Python programming interface, the users can reuse the Python code developed during model training phase and quickly deploy the models on edge DPU for evaluation purpose.

C++ APIs

The following Vitis AI advanced low-level C++ programming APIs are briefly summarized.

Name

libn2cube.so

Description

DPU runtime library

Routines

- dpuOpen(): Open & initialize the usage of DPU device
- dpuClose(): Close & finalize the usage of DPU device



- **dpuLoadKernel()**: Load a DPU Kernel and allocate DPU memory space for its Code/Weight/ Bias segments
- dpuDestroyKernel(): Destroy a DPU Kernel and release its associated resources
- **dpuCreateTask():** Instantiate a DPU Task from one DPU Kernel, allocate its private working memory buffer and prepare for its execution context
- dpuRunTask(): Launch the running of DPU Task
- **dpuDestroyTask()**: Remove a DPU Task, release its working memory buffer and destroy associated execution context
- **dpuSetTaskPriority():** Dynamically set a DPU Task's priority to a specified value at run-time. Priorities range from 0 (the highest priority) to 15 (the lowest priority). If not specified, the priority of a DPU Task is 15 by default,
- dpuGetTaskPriority(): Retrieve a DPU Task's priority.
- **dpuSetTaskAffinity():** Dynamically set a DPU Task's affinity over DPU cores at run-time. If not specified, a DPU Task can run over all the available DPU cores by default.
- dpuGetTaskAffinity(): Retrieve a DPU Task's affinity over DPU cores.
- dpuEnableTaskDebug(): Enable dump facility of DPU Task while running for debugging purpose
- **dpuEnableTaskProfile():** Enable profiling facility of DPU Task while running to get its performance metrics
- dpuGetTaskProfile(): Get the execution time of DPU Task
- **dpuGetNodeProfile():** Get the execution time of DPU Node
- dpuGetInputTensorCnt(): Get total number of input Tensor of one DPU Task
- dpuGetInputTensor(): Get input Tensor of one DPU Task
- dpuGetInputTensorAddress(): Get the start address of one DPU Task's input Tensor
- dpuGetInputTensorSize(): Get the size (in byte) of one DPU Task's input Tensor
- dpuGetInputTensorScale(): Get the scale value of one DPU Task's input Tensor
- dpuGetInputTensorHeight(): Get the height dimension of one DPU Task's input Tensor
- dpuGetInputTensorWidth(): Get the width dimension of one DPU Task's input Tensor
- dpuGetInputTensorChannel(): Get the channel dimension of one DPU Task's input Tensor
- dpuGetOutputTensorCnt(): Get total number of output Tensor of one DPU Task
- **dpuGetOutputTensor()**: Get output Tensor of one DPU Task



- dpuGetOutputTensorAddress(): Get the start address of one DPU Task's output Tensor
- dpuGetOutputTensorSize(): Get the size in byte of one DPU Task's output Tensor
- dpuGetOutputTensorScale(): Get the scale value of one DPU Task's output Tensor
- dpuGetOutputTensorHeight(): Get the height dimension of one DPU Task's output Tensor
- dpuGetOutputTensorWidth(): Get the width dimension of one DPU Task's output Tensor
- dpuGetOutputTensorChannel(): Get the channel dimension of one DPU Task's output Tensor
- **dpuGetTensorSize()**: Get the size of one DPU Tensor
- dpuGetTensorAddress(): Get the start address of one DPU Tensor
- dpuGetTensorScale(): Get the scale value of one DPU Tensor
- dpuGetTensorHeight(): Get the height dimension of one DPU Tensor
- dpuGetTensorWidth(): Get the width dimension of one DPU Tensor
- dpuGetTensorChannel(): Get the channel dimension of one DPU Tensor
- **dpuSetInputTensorInCHWInt8()**: Set DPU Task's input Tensor with data stored under Caffe order (channel/height/width) in INT8 format
- **dpuSetInputTensorInCHWFP32()**: Set DPU Task's input Tensor with data stored under Caffe order (channel/height/width) in FP32 format
- dpuSetInputTensorInHWCInt8(): Set DPU Task's input Tensor with data stored under DPU order (height/width/channel) in INT8 format
- **dpuSetInputTensorInHWCFP32()**: Set DPU Task's input Tensor with data stored under DPU order (channel/height/width) in FP32 format
- **dpuGetOutputTensorInCHWInt8()**: Get DPU Task's output Tensor and store them under Caffe order (channel/height/width) in INT8 format
- **dpuGetOutputTensorInCHWFP32()**: Get DPU Task's output Tensor and store them under Caffe order (channel/height/width) in FP32 format
- **dpuGetOutputTensorInHWCInt8()**: Get DPU Task's output Tensor and store them under DPU order (channel/height/width) in INT8 format
- **dpuGetOutputTensorInHWCFP32()**: Get DPU Task's output Tensor and store them under DPU order (channel/height/width) in FP32 format
- **dpuRunSoftmax ():** Perform softmax calculation for the input elements and save the results to output memory buffer.
- dpuSetExceptionMode(): Set the exception handling mode for edge DPU runtime N2Cube.



- **dpuGetExceptionMode():** Get the exception handling mode for runtime N2Cube.
- dpuGetExceptionMessage(): Get the error message from error code (always negative value) returned by N2Cube APIs.
- **dpuGetInputTotalSize()**: Get total size in byte for DPU task's input memory buffer, which includes all the boundary input tensors.
- **dpuGetOutputTotalSize()**: Get total size in byte for DPU task's outmemory buffer, which includes all the boundary output tensors.
- **dpuGetBoundaryIOTensor()**: Get DPU task's boundary input or output tensor from the specified tensor name. The info of tensor names is listed out by VAI_C compiler after model compilation.
- dpuBindInputTensorBaseAddress(): Bind the specified base physical and virtual addresses of
 input memory buffer to DPU task. It can only be used for DPU kernel compiled by VAI_C
 under split IO mode. Note it can only be used for DPU kernel compiled by VAI_C under split
 IO mode.
- dpuBindOutputTensorBaseAddress(): Bind the specified base physical and virtual addresses
 of output memory buffer to DPU task. Note it can only be used for DPU kernel compiled by
 VAI_C under split IO mode.

Include File

n2cube.h

APIs List

The prototype and parameters for each C++ API within the library libn2cube are described in detail in the subsequent sections.

dpuOpen()

Synopsis

int dpuOpen()

Arguments

None

Description

Attach and open DPU device file /dev/dpu before the utilization of DPU resources.



Returns

O on success, or negative value in case of failure. Error message "Fail to open DPU device" is reported if any error takes place.

See Also

dpuClose()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuClose()

Synopsis

int dpuClose()

Arguments

None

Description

Detach and close DPU device file /dev/dpu after utilization of DPU resources.

Returns

O on success, or negative error ID in case of failure. Error message "Fail to close DPU device" is reported if any error takes place

See Also

dpuOpen()

Include File

n2cube.h

Availability

Vitis AI v1.0



dpuLoadKernel()

Synopsis

```
DPUKernel *dpuLoadKernel
(
const char *netName
)
```

Arguments

• **netName:** The pointer to neural network name. Use the names produced by Deep Neural Network Compiler (VAI_C) after the compilation of neural network. For each DL application, perhaps there are many DPU Kernels existing in its hybrid CPU+DPU binary executable. For each DPU Kernel, it has one unique name for differentiation purpose.

Description

Load a DPU Kernel for the specified neural network from hybrid CPU+DPU binary executable into DPU memory space, including Kernel's DPU instructions, weight and bias.

Returns

The pointer to the loaded DPU Kernel on success, or report error in case of any failure.

See Also

dpuDestroyKernel()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuDestroyKernel()

Synopsis

```
Dint dpuDestroyKernel
(
DPUKernel *kernel
)
```

Arguments

• **kernel**: The pointer to DPU kernel to be destroyed.



Description

Destroy a DPU kernel and release its related resources.

Returns

0 on success, or report error in case of any failure.

See Also

dpuLoadKernel()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuCreateTask()

Synopsis

```
int dpuCreateTask
(
DPUKernel *kernel,
int mode
    );
```

Arguments

- **kernel**: The pointer to DPU kernel to be destroyed.
- mode: The running mode of DPU Task. There are 3 available modes:
 - T_MODE_NORMAL: default mode identical to the mode value "0".
 - **T_MODE_PROF**: generate profiling information layer by layer while running of DPU Task, which is useful for performance analysis.
 - **T_MODE_DEBUG:** dump the raw data for DPU Task's CODE/BIAS/WEIGHT/INPUT/OUTPUT layer by layer for debugging purpose.

Description

Instantiate a DPU Task from DPU Kernel and allocate corresponding DPU memory buffer.



0 on success, or report error in case of any failure.

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuDestroyTask()

Synopsis

```
int dpuDestroyTask
(
DPUTask *task
)
```

Arguments

• task:

The pointer to DPU Task to be destroyed..

Description

Destroy a DPU Task and release its related resources.

Returns

0 on success, or report error in case of any failure.

See Also

dpuCreateTask()

Include File

n2cube.h

Availability



dpuRunTask()

Synopsis

```
int dpuRunTask
(
DPUTask *task
);
```

Arguments

• task: The pointer to DPU Task.

Description

Launch the running of DPU Task.

Returns

0 on success, or negative value in case of any failure.

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuSetTaskPriority()

Synopsis

```
int dpuSetTaskPriority
(
    DPUTask *task,
    uint8_t priority
    );
```

Arguments

- task: The pointer to DPU Task.
- **priority:** The priority to be specified for the DPU task. It ranges from 0 (the highest priority) to 15 (the lowest priority).



Description

Dynamically set a DPU task's priority to a specified value at run-time. Priorities range from 0 (the highest priority) to 15 (the lowest priority). If not specified, the priority of a DPU Task is 15 by default.

Returns

0 on success, or negative value in case of any failure.

See Also

dpuGetTaskPriority()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetTaskPriority()

Synopsis

Arguments

• task: The pointer to DPU Task.

Description

Retrieve a DPU Task's priority. The priority is 15 by default.

Returns

The priority of DPU Task on success, or 0xFF in case of any failure.

See Also

dpuSetTaskPriority()





Include File

n2cube.h

Availability

Vitis AI v1.0

dpuSetTaskAffinity()

Synopsis

Arguments

- task: The pointer to DPU Task.
- **coreMask:** DPU core mask to be specified. Each bit represents one DPU core: the lowest bit is for core 0, second lowest bit is for core 1, and so on. Multiple mask bits can be specified one time but can't exceed the maximum available cores. For example, mask value 0x3 indicates that task can be assigned to DPU core 0 and 1, and it gets scheduled right away if anyone of core 0 or 1 is available.

Description

Dynamically set a DPU task's affinity to DPU cores at run-time. This provides flexibility for the users to intervene in DPU cores' assignment and scheduling to meet specific requirements. If not specified, DPU task can be assigned to any available DPU cores during run-time.

Returns

0 on success, or negative value in case of any failure.

See Also

dpuGetTaskAffinity ()

Include File

n2cube.h





Availability

Vitis AI v1.0

dpuGetTaskAffinity ()

Synopsis

```
uint32_t dpuGetTaskAffinity
(
DPUTask *task
);
```

Arguments

• task: The pointer to DPU Task.

Description

Retrieve a DPU Task's affinity over DPU cores. If the affinity is not specified, DPU task can be assigned to all available DPU cores by default. For example, the affinity is 0x7 if the target system holds 3 DPU cores.

Returns

The affinity mask bits over DPU cores on success, or 0 in case of any failure.

See Also

dpuSetTaskAffinity()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuEnableTaskProfile()

Synopsis

```
int dpuEnableTaskProfile
(
DPUTask *task
);
```



Arguments

• task: The pointer to DPU Task.

Description

Set DPU Task in profiling mode. Note that the profiling functionality is available only for DPU Kernel generated by VAI_C in debug mode.

Returns

0 on success, or report error in case of any failure.

See Also

dpuCreateTask()

dpuEnableTaskDebug()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuEnableTaskDebug()

Synopsis

```
int dpuEnableTaskDebug
(
DPUTask *task
);
```

Arguments

• task: The pointer to DPU Task.

Description

Set DPU Task in dump mode. Note that dump functionality is available only for DPU Kernel generated by VAI_C in debug mode.

Returns

0 on success, or report error in case of any failure.



See Also

dpuCreateTask()

dpuEnableTaskProfile()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetTaskProfile()

Synopsis

```
int dpuGetTaskProfile
(
DPUTask *task
);
```

Arguments

• task: The pointer to DPU Task.

Description

Get DPU Task's execution time (us) after its running.

Returns

The DPU Task's execution time (us) after its running.

See Also

dpuGetNodeProfile()

Include File

n2cube.h

Availability



dpuGetNodeProfile()

Synopsis

```
int dpuGetNodeProfile
(
DPUTask *task,
const char*nodeName
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name

Description

Get DPU Node's execution time (us) after DPU Task completes its running.

Returns

The DPU Node's execution time(us) after DPU Task completes its running. Note that this functionality is available only for DPU Kernel generated by VAI_C in debug mode.

See Also

dpuGetTaskProfile()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetInputTensorCnt()

Synopsis

```
Int dpuGetInputTensorCnt
(
DPUTask *task,
const char*nodeName
    );
```





Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node's name.

Note:

The available names of one DPU Kernel's or Task's input Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

Description

Get total number of input Tensors for the specified Node of one DPU Task's.

Returns

The total number of input tensor for specified Node.

See Also

dpuGetOutputTensorCnt()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetInputTensor()

Synopsis

```
DPUTensor*dpuGetInputTensor
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node's name.

Note:



The available names of one DPU Kernel's or Task's input Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

idx:

The index of a single input tensor for the Node, with default value as 0.

Description

Get DPU Task's input Tensor.

Returns

The pointer to Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensor()

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuGetInputTensorAddress()

Synopsis

Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node's name.

Note:

The available names of one DPU Kernel's or Task's input Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.





• idx:

The index of a single input tensor for the Node, with default value as 0.

Description

Get the start address of DPU Task's input Tensor.

Returns

The start addresses to Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensorAddress()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetInputTensorSize()

Synopsis

```
int dpuGetInputTensorSize
(
DPUTask *task,
const char*nodeName,
int idx = 0
);
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note:

The available names of one DPU Kernel's or Task's input Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx:

The index of a single input tensor for the Node, with default value as 0.



Description

Get the size (in Byte) of DPU Task's input Tensor.

Returns

The size of Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensorSize()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetInputTensorScale()

Synopsis

```
float dpuGetInputTensorScale
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the scale value of DPU Task's input Tensor. For each DPU input Tensor, it has one unified scale value indicating its quantization information for reformatting between data types of INT8 and FP32.



The scale value of Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensorScale()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetInputTensorHeight()

Synopsis

```
int dpuGetInputTensorHeight
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the height dimension of DPU Task's input Tensor.

Returns

The height dimension of Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensorWidth()





dpuGetInputTensorChannel()

dpuGetOutputTensorHeight()

dpuGetOutputTensorWidth()

dpuGetOutputTensorChannel()

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuGetInputTensorWidth()

Synopsis

```
int dpuGetInputTensorWidth
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the width dimension of DPU Task's input Tensor.

Returns

The width dimension of Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensorHeight()





dpuGetInputTensorChannel()

dpuGetOutputTensorHeight()

dpuGetOutputTensorWidth()

dpuGetOutputTensorChannel()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetInputTensorChannel()

Synopsis

```
int dpuGetInputTensorChannel
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the channel dimension of DPU Task's input Tensor.

Returns

The channel dimension of Task's input Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensorHeight()





dpuGetInputTensorWidth()

dpuGetOutputTensorHeight()

dpuGetOutputTensorWidth()

dpuGetOutputTensorChannel()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTensorCnt()

Synopsis

```
Int dpuGetOutputTensorCnt
(
DPUTask *task,
const char*nodeName
);
```

Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get total number of output Tensors for the specified Node of one DPU Task's.

Returns

The total number of output tensor for the DPU Task.

See Also

dpuGetInputTensorCnt()



Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTensor()

Synopsis

```
DPUTensor*dpuGetOutputTensor
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get DPU Task's output Tensor.

Returns

The pointer to Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensor()

Include File

n2cube.h

Availability



dpuGetOutputTensorAddress()

Synopsis

```
int8_t* dpuGetOutputTensorAddress
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the start address of DPU Task's output Tensor.

Returns

The start addresses to Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensorAddress()

Include File

n2cube.h

Availability





dpuGetOutputTensorSize()

Synopsis

```
int dpuGetOutputTensorSize
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the size (in Byte) of DPU Task's output Tensor.

Returns

The size of Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensorSize()

Include File

n2cube.h

Availability





dpuGetOutputTensorScale()

Synopsis

```
float dpuGetOutputTensorScale
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the scale value of DPU Task's output Tensor. For each DPU output Tensor, it has one unified scale value indicating its quantization information for reformatting between data types of INT8 and FP32.

Returns

The scale value of Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetInputTensorScale()

Include File

n2cube.h

Availability





dpuGetOutputTensorHeight()

Synopsis

```
int dpuGetOutputTensorHeight
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the height dimension of DPU Task's output Tensor.

Returns

The height dimension of Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensorWidth()

dpuGetOutputTensorChannel()

dpuGetInputTensorHeight()

dpuGetInputTensorWidth()

dpuGetInputTensorChannel()

Include File

n2cube.h

Availability



dpuGetOutputTensorWidth()

Synopsis

```
int dpuGetOutputTensorWidth
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the width dimension of DPU Task's output Tensor.

Returns

The width dimension of Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensorHeight()

dpuGetOutputTensorChannel()

dpuGetInputTensorHeight()

dpuGetInputTensorWidth()

dpuGetInputTensorChannel()

Include File

n2cube.h

Availability



dpuGetOutputTensorChannel()

Synopsis

```
int dpuGetOutputTensorChannel
(
DPUTask *task,
const char*nodeName,
int idx = 0
    );
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node's name.

Note: the available names of one DPU Kernel's or Task's output Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single output tensor for the Node, with default value as 0.

Description

Get the channel dimension of DPU Task's output Tensor.

Returns

The channel dimension of Task's output Tensor on success, or report error in case of any failure.

See Also

dpuGetOutputTensorHeight()

dpuGetOutputTensorWidth()

dpuGetInputTensorHeight()

dpuGetInputTensorWidth()

dpuGetInputTensorChannel()

Include File

n2cube.h

Availability



dpuGetTensorAddress()

Synopsis

```
int dpuGetTensorAddress
(
DPUTensor* tensor
);
```

Arguments

• tensor: The pointer to DPU Tensor.

Description

Get the start address of DPU Tensor.

Returns

The start address of Tensor, or report error in case of any failure.

See Also

dpuGetInputTensorAddress()

dpuGetOutputTensorAddress()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetTensorSize()

Synopsis

```
int dpuGetTensorSize
(
DPUTensor* tensor
);
```

Arguments

• tensor: The pointer to DPU Tensor.



Description

Get the size (in Byte) of one DPU Tensor.

Returns

The size of Tensor, or report error in case of any failure.

See Also

dpuGetInputTensorSize()

dpuGetOutputTensorSize()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetTensorScale()

Synopsis

```
float dpuGetTensorScale
(
DPUTensor* tensor
);
```

Arguments

• tensor: The pointer to DPU Tensor.

Description

Get the scale value of one DPU Tensor.

Returns

Return the scale value of Tensor, or report error in case of any failure. The users can perform quantization (Float32 to Int8) for DPU input tensor or de-quantization (Int8 to Float32) for DPU output tensor with this scale factor.

See Also

dpuGetInputTensorScale()





dpuGetOutputTensorScale()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetTensorHeight()

Synopsis

```
float dpuGetTensorHeight
(
DPUTensor* tensor
);
```

Arguments

• tensor: The pointer to DPU Tensor.

Description

Get the height dimension of one DPU Tensor.

Returns

The height dimension of Tensor, or report error in case of any failure.

See Also

dpuGetInputTensorHeight()

dpuGetOutputTensorHeight()

Include File

n2cube.h

Availability



dpuGetTensorWidth()

Synopsis

```
float dpuGetTensorWidth
(
DPUTensor* tensor
);
```

Arguments

• tensor: The pointer to DPU Tensor.

Description

Get the width dimension of one DPU Tensor.

Returns

The width dimension of Tensor, or report error in case of any failure.

See Also

dpuGetInputTensorWidth()

dpuGetOutputTensorWidth()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetTensorChannel()

Synopsis

```
float dpuGetTensorChannel
(
DPUTensor* tensor
);
```

Arguments

• tensor: The pointer to DPU Tensor.



Description

Get the channel dimension of one DPU Tensor.

Returns

The channel dimension of Tensor, or report error in case of any failure.

See Also

dpuGetInputTensorChannel()

dpuGetOutputTensorChannel()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuSetInputTensorInCHWInt8()

Synopsis

```
int dpuSetInputTensorInCHWInt8
(
DPUTask *task,
const char *nodeName,
int8_t *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- **nodeName:** The pointer to DPU Node name.
- data: The pointer to the start address of input data.
- size: The size (in Byte) of input data to be set.
- idx: The index of a single input tensor for the Node, with default value of 0.

Description

Set DPU Task input Tensor with data from a CPU memory block. Data is in type of INT8 and stored in Caffe Blob's order: channel, height and weight.





0 on success, or report error in case of failure.

See Also

dpuSetInputTensorInCHWFP32()

dpuSetInputTensorInHWCInt8()

dpuSetInputTensorInHWCFP32()

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuSetInputTensorInCHWFP32()

Synopsis

```
int dpuSetInputTensorInCHWFP32
(
DPUTask *task,
const char *nodeName,
float *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The pointer to the start address of input data.
- size: The size (in Byte) of input data to be set.
- idx: The index of a single input tensor for the Node, with default value of 0.

Description

Set DPU Task's input Tensor with data from a CPU memory block. Data is in type of 32-bit-float and stored in DPU Tensor's order: height, weight and channel.



0 on success, or report error in case of failure.

See Also

dpuSetInputTensorInCHWInt8()

dpuSetInputTensorInHWCInt8()

dpuSetInputTensorInHWCFP32()

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuSetInputTensorInHWCInt8()

Synopsis

```
int dpuSetInputTensorInHWCInt8
(
DPUTask *task,
const char *nodeName,
int8_t *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The pointer to the start address of input data.
- size: The size (in Byte) of input data to be set.
- idx: The index of a single input tensor for the Node, with default value of 0.

Description

Set DPU Task's input Tensor with data from a CPU memory block. Data is in type of 32-bit-float and stored in DPU Tensor's order: height, weight and channel.



0 on success, or report error in case of failure.

See Also

dpuSetInputTensorInCHWInt8()

dpuSetInputTensorInCHWFP32()

dpuSetInputTensorInHWCFP32()

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuSetInputTensorInHWCFP32()

Synopsis

```
int dpuSetInputTensorInHWCFP32
(
DPUTask *task,
const char *nodeName,
float *data,
int size,
int idx = 0
    )
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The pointer to the start address of input data.
- size: The size (in Byte) of input data to be set.
- idx: The index of a single input tensor for the Node, with default value of 0.

Description

Set DPU Task's input Tensor with data from a CPU memory block. Data is in type of 32-bit-float and stored in DPU Tensor's order: height, weight and channel.



0 on success, or report error in case of failure.

See Also

dpuSetInputTensorInCHWInt8()

dpuSetInputTensorInCHWFP32()

dpuSetInputTensorInHWCInt8()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTensorInCHWInt8()

Synopsis

```
int dpuGetOutputTensorInCHWInt8
(
DPUTask *task,
const char *nodeName,
int8_t *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The start address of CPU memory block for storing output Tensor's data.
- size: The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Get DPU Task's output Tensor and store its data into a CPU memory block. Data will be stored in type of INT8 and in DPU Tensor's order: height, weight and channel.



0 on success, or report error in case of failure.

See Also

dpuGetOutputTensorInCHWFP32()

dpuGetOutputTensorInHWCInt8()

dpuGetOutputTensorInHWCFP32()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTensorInCHWFP32()

Synopsis

```
int dpuGetOutputTensorInCHWFP32
(
DPUTask *task,
const char *nodeName,
float *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The start address of CPU memory block for storing output Tensor's data.
- **size:** The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Get DPU Task's output Tensor and store its data into a CPU memory block. Data will be stored in type of 32-bit-float and in Caffe Blob's order: channel, height and weight.



0 on success, or report error in case of failure.

See Also

dpuGetOutputTensorInCHWInt8()

dpuGetOutputTensorInHWCInt8()

dpuGetOutputTensorInHWCFP32()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTensorInHWCInt8()

Synopsis

```
int dpuGetOutputTensorInHWCInt8
(
DPUTask *task,
const char *nodeName,
int8_t *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The start address of CPU memory block for storing output Tensor's data.
- size: The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Get DPU Task's output Tensor and store its data into a CPU memory block. Data will be stored in type of INT8 and in DPU Tensor's order: height, weight and channel.



0 on success, or report error in case of failure.

See Also

dpuGetOutputTensorInCHWInt8()

dpuGetOutputTensorInCHWFP32()

dpuGetOutputTensorInHWCFP32()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTensorInHWCFP32()

Synopsis

```
int dpuGetOutputTensorInHWCFP32
(
DPUTask *task,
const char *nodeName,
float *data,
int size,
int idx = 0
)
```

Arguments

- task: The pointer to DPU Task.
- nodeName: The pointer to DPU Node name.
- data: The start address of CPU memory block for storing output Tensor's data.
- **size:** The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Get DPU Task's output Tensor and store its data into a CPU memory block. Data will be stored in type of 32-bit-float and in DPU Tensor's order: height, weight and channel.



0 on success, or report error in case of failure.

See Also

dpuGetOutputTensorInCHWInt8()

dpuGetOutputTensorInCHWFP32()

dpuGetOutputTensorInHWCInt8()

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuRunSoftmax()

Synopsis

```
int dpuRunSoftmax
(
int8_t *input,
float *output,
int numClasses,
int batchSize,
float scale
    )
```

Arguments

- **input:** The pointer to store softmax input elements in int8_t type.
- **output:** The pointer to store softmax running results in floating point type. This memory space should be allocated and managed by caller function.
- **numClasses:** The number of classes that softmax calculation operates on.
- **batchSize:** Batch size for the softmax calculation. This parameter should be specified with the division of the element number by inputs by numClasses.
- **scale:** The scale value applied to the input elements before softmax calculation. This parameter typically can be obtained by using API dpuGetRensorScale().



Description

Perform softmax calculation for the input elements and save the results to output memory buffer. This API will leverage DPU core for acceleration if harden softmax module is available. Run "dexplorer -w" to view DPU signature information.

Returns

0 for success.

Include File

n2cube.h

Availability

Vitis Al v1.0

dpuSetExceptionMode()

Synopsis

```
int dpuSetExceptionMode
(
int mode
)
```

Arguments

- **mode:** The exception handling mode for runtime N2Cube to be specified. Available values include:
 - N2CUBE_EXCEPTION_MODE_PRINT_AND_EXIT
 - N2CUBE_EXCEPTION_MODE_RET_ERR_CODE

Description

Set the exception handling mode for edge DPU runtime N2Cube. It will affect all the APIs included in the libn2cube library.

If N2CUBE_EXCEPTION_MODE_PRINT_AND_EXIT is specified, the invoked N2Cube APIs will output the error message and terminate the running of DPU application when any error occurs. It is the default mode for N2Cube APIs.

If N2CUBE_EXCEPTION_MODE_RET_ERR_CODE is specified, the invoked N2Cube APIs only return error code in case of errors. The callers need to take charge of the following exception handling process, such as logging the error message with API dpuGetExceptionMessage(), resource release, etc.



Returns

0 on success, or negative value in case of failure.

See Also

dpuGetExceptionMode()

dpuGetExceptionMessage

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetExceptionMode()

Synopsis

int dpuGetExceptionMode()

Arguments

None.

Description

Get the exception handling mode for runtime N2Cube.

Returns

Current exception handing mode for N2Cube APIs.

Available values include:

- N2CUBE_EXCEPTION_MODE_PRINT_AND_EXIT
- N2CUBE_EXCEPTION_MODE_RET_ERR_CODE

See Also

dpuSetExceptionMode()

dpuGetExceptionMessage



Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetExceptionMessage

Synopsis

```
const char *dpuGetExceptionMessage
(
int error_code
)
```

Arguments

• error code: The error code returned by N2Cube APIs.

Description

Get the error message from error code (always negative value) returned by N2Cube APIs.

Returns

A pointer to a const string, indicating the error message for error_code.

See Also

dpuSetExceptionMode()

dpuGetExceptionMode()

Include File

n2cube.h

Availability



dpuGetInputTotalSize()

Synopsis

```
int dpuGetInputTotalSize
(
DPUTask *task,
)
```

Arguments

• task: The pointer to DPU Task.

Description

Get total size in byte for DPU task's input memory buffer, which holds all the boundary input tensors.

Returns

The total size in byte for DPU task's all the boundary input tensors.

See Also

dpuGetOutputTotalSize()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetOutputTotalSize()

Synopsis

```
int dpuGetOutputTotalSize
(
DPUTask *task,
)
```

Arguments

• task: The pointer to DPU Task.



Description

Get total size in byte for DPU task's output memory buffer, which holds all the boundary output tensors.

Returns

The total size in byte for DPU task's all the boundary output tensors.

See Also

dpuGetInputTotalSize()

Include File

n2cube.h

Availability

Vitis AI v1.0

dpuGetBoundaryIOTensor()

Synopsis

Arguments

- task: The pointer to DPU Task.
- tensorName: Tensor Name that is listed out by VAI_C compiler after model compilation.

Description

Get DPU task's boundary input or output tensor from the specified tensor name. The info of tensor names is listed out by VAI_C compiler after model compilation.

Returns

Pointer to DPUTensor.





Include File

n2cube.h

Availability

Vitis AI v1.0

dpuBindInputTensorBaseAddress()

Synopsis

```
int dpuBindInputTensorBaseAddress
(
DPUTask *task,
int8_t *addrVirt,
int8_t *addrPhy
)
```

Arguments

- task: The pointer to DPU Task.
- addrVirt:
- addrPhy: The physical address of DPU output memory buffer, which holds all the boundary output tensors of DPU task. The virtual address of DPU output memory buffer, which holds all the boundry output tensors of DPU task.

Description

Bind the specified base physical and virtual addresses of input memory buffer to DPU task.

Note: It can only be used for DPU kernel compiled by VAI_C under split IO mode.

Returns

0 on success, or report error in case of any failure.

See Also

dpuBindOutputTensorBaseAddress()

Include File

n2cube.h

Availability



dpuBindOutputTensorBaseAddress()

Synopsis

```
int dpuBindOutputTensorBaseAddress
(
DPUTask *task,
int8_t *addrVirt,
int8_t *addrPhy
)
```

Arguments

- task: The pointer to DPU Task.
- addrVirt: The virtual address of DPU output memory buffer, which holds all the boundry output tensors of DPU task.
- addrPhy: The physical address of DPU output memory buffer, which holds all the boundary output tensors of DPU task.

Description

Bind the specified base physical and virtual addresses of output memory buffer to DPU task.

Note: It can only be used for DPU kernel compiled by VAI_C under split IO mode.

Returns

0 on success, or report error in case of any failure.

See Also

dpuBindInputTensorBaseAddress()

Include File

n2cube.h

Availability





Python APIs

Most Vitis AI advanced low-level Python APIs in module n2cube are equivalent with C++ APIs in library 1ibn2cube. The differences between them are listed below, which are also described in the subsequent sections.

- dpuGetOutputTensorAddress(): The type of return value different from C++ API.
- dpuGetTensorAddress(): The type of return value different from C++ API.
- dpuGetInputTensorAddress(): Not available for Python API.
- dpuGetTensorData(): Available only for Python API
- dpuGetOutputTensorInCHWInt8(): The type of return value different from C++ API.
- dpuGetOutputTensorInCHWFP32(): The type of return value different from C++ API.
- dpuGetOutputTensorInHWCInt8: The type of return value different from C++ API.
- dpuGetOutputTensorInHWCFP32(): The type of return value different from C++ API.
- dpuRunSoftmax(): The type of return value different from C++ API.

In addition, the feature of DPU split IO is not available for Python interface. Hence the following two APIs cannot be used by the users to deploy model with Python.

- dpuBindInputTensorBaseAddress()
- dpuBindOutputTensorBaseAddress()

APIs List

The prototype and parameters for those changed Python APIs of module n2cube are described in detail in the subsequent sections.

dpuGetOutputTensorAddress()

Synopsis

```
dpuGetOutputTensorAddress
(
task,
nodeName,
idx = 0
    )
```





Arguments

- task: The ctypes pointer to DPU Task.
- nodeName: The string DPU Node's name.

Note: The available names of one DPU Kernel's or Task's input Node are listed out after a neural network is compiled by VAI_C. If invalid Node name specified, failure message is reported.

• idx: The index of a single input tensor for the Node, with default value as 0.

Description

Get the ctypes pointer that points to the data of DPU Task's output Tensor.

Note: For C++ API, it returns int8_t type start address of DPU Task's output Tensor.

Returns

Return ctypes pointer that points to the data of DPU Task's output Tensor. Using together with dpuGetTensorData, the users can get output Tensor's data.

See Also

dpuGetTensorData()

Include File

n2cube

Availability

Vitis AI v1.0

dpuGetTensorAddress()

Synopsis

```
dpuGetTensorAddress
(
tensor
)
```

Arguments

• tensor: The ctypes pointer to DPU Tensor

Description

Get the ctypes pointer that points to the data of DPU Task's output Tensor.



Note: For C++ API, it returns int8_t type start address of DPU Task's output Tensor.

Returns

Return ctypes pointer that points to the data of DPU Tensor. Using together with dpuGetTensorData, the users can get Tensor's data

See Also

dpuGetTensorData()

Include File

n2cube

Availability

Vitis AI v1.0

dpuGetTensorData()

Synopsis

```
dpuGetTensorData
(
tensorAddress,
data,
tensorSize
)
```

Arguments

- tensorAddress: The ctypes pointer to the data of DPU Tensor.
- data: The list to store the data of DPU Tensor.
- tensorSize: Size of DPU Tensor's data.

Description

Get the DPU Tensor's data.

Returns

None.

See Also

dpuGetOutputTensorAddress()





Include File

n2cube

Availability

Vitis AI v1.0

dpuGetOutputTensorInCHWInt8()

Synopsis

```
dpuGetOutputTensorInCHWInt8
(
  task,
  nodeName,
  int size,
  idx = 0
    )
```

Arguments

- task: The ctypes pointer to DPU Task.
- size: The string DPU Node's name.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Get DPU Task's output Tensor and store its INT8 type data into CPU memory buffer under the layout of CHW (Channel*Height*Width).

Returns

NumPy array to hold the output data. Its size is zero in case of any error.

See Also

dpuGetOutputTensorInCHWFP32()

dpuGetOutputTensorInHWCInt8()

dpuGetOutputTensorInHWCFP32()

Include File

n2cube



Availability

Vitis AI v1.0

dpuGetOutputTensorInCHWFP32()

Synopsis

```
dpuGetOutputTensorInCHWFP32
(
task,
nodeName,
int size,
idx = 0
)
```

Arguments

- task: The ctypes pointer to DPU Task.
- **nodeName:** The string DPU Node's name.
- size: The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Convert the data of DPU Task's output Tensor from INT8 to float32, and store into CPU memory buffer under the layout of CHW (Channel*Height*Width).

Returns

NumPy array to hold the output data. Its size is zero in case of any error.

See Also

dpuGetOutputTensorInCHWInt8()

dpuGetOutputTensorInHWCInt8()

dpuGetOutputTensorInHWCFP32()

Include File

n2cube

Availability



dpuGetOutputTensorInHWCInt8()

Synopsis

```
dpuGetOutputTensorInHWCInt8
(
  task,
  nodeName,
  int size,
  idx = 0
    )
```

Arguments

- task: The ctypes pointer to DPU Task.
- nodeName: The string DPU Node's name.
- size: The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Get DPU Task's output Tensor and store its INT8 type data into CPU memory buffer under the layout of HWC (Height*Width*Channel).

Returns

NumPy array to hold the output data. Its size is zero in case of any error.

See Also

dpuGetOutputTensorInCHWInt8()

dpuGetOutputTensorInCHWFP32()

dpuGetOutputTensorInHWCFP32()

Include File

n2cube

Availability



dpuGetOutputTensorInHWCFP32()

Synopsis

```
dpuGetOutputTensorInHWCFP32
(
task,
nodeName,
int size,
idx = 0
    )
```

Arguments

- task: The ctypes pointer to DPU Task.
- nodeName: The string DPU Node's name.
- **size:** The size (in Bytes) of output data to be stored.
- idx: The index of a single output tensor for the Node, with default value of 0.

Description

Convert the data of DPU Task's output Tensor from INT8 to float32, and store into CPU memory buffer under the layout of HWC (Height*Width*Channel).

Returns

NumPy array to hold the output data. Its size is zero in case of any error.

See Also

dpuGetOutputTensorInCHWInt8()

dpuGetOutputTensorInCHWFP32()

dpuGetOutputTensorInHWCInt8()

Include File

n2cube

Availability



dpuRunSoftmax()

Synopsis

```
dpuRunSoftmax
(
int8_t *input,
int numClasses,
int batchSize,
float scale
    )
```

Arguments

- **input**: The pointer to store softmax input elements in int8_t type.
- numClasses: The number of classes that softmax calculation operates on.
- **batchSize:** Batch size for the softmax calculation. This parameter should be specified with the division of the element number by inputs by numClasses.
- scale: The scale value applied to the input elements before softmax calculation. This parameter typically can be obtained by using API dpuGetRensorScale().

Description

Perform softmax calculation for the input elements and save the results to output memory buffer. This API will leverage DPU core for acceleration if harden softmax module is available. Run "dexplorer -w" to view DPU signature information.

Returns

NumPy array to hold the result of softmax calculation. Its size is zero in case of any error.

Include File

n2cube.h

Availability







Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado[®] IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on DocNay, see the Documentation Navigator page on the Xilinx website.

References

These documents provide supplemental material useful with this guide:



Release Notes and Known Issues - https://github.com/Xilinx/Vitis-Al/blob/master/doc/release-notes/1.x.md

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.



Copyright

© Copyright 2019-2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.