## Question 1:

a)







Figure 4.2: Implementation of XOR and XNOR by CPL logic.








There is a small peak at the output based on the output of the switch matrix due to the transition and switching of the select line which determine the value of the output lines. Also the output of the matrix is not reaching Vdd.

There is a leakage current at the output which otherwise would be 0.











The output of the matrix is reaching Vdd and the delay is reduced.


The current now reaches 0 as the pmos of the inverter is getting turned off completely.






Due to the delay, the outputs are not complementary and one more state in the xnor region and there is a small peak whenever A:0->1 and B:1->0.


There are 2 peaks in the current waveform due to the small peak which results in a higher avergae current in xnor region.






Pmos is stronger than nmos and it constitute a pseudo nMOS inverter. Nmos has to fight with pmos pull-up, so the output of the matrix can't go low. So output remains in that state only forever.

## Question 2:





To accomodate series-parallel rule, width of the nmos is doubled. There is a small dip during transition but the time interval is small.