

Assignment 4

Brent Kung Adder

Mohit , 20D070052

The circuit is shown in the below figure:

Elemental Logic Blocks :

Roll No. - 20D070052

Last Digit - 2

AND - 42ps

XOR - 54ps


A+B.C - 64ps

A.B + C.(A+B) - 64ps



- We generate the various orders of G and P values using the logic blocks in the previous part
- We write the VHDL code that reads a pair of 16-bit numbers and single bit input carry, and generates the expected 16-bit sum and 1 bit output carry using a Brent Kung Adder
- The Brent Kung adder defined using VHDL, is simulated using ModelSim considering 32 randomly chosen pairs of 16-bit numbers and 1-bit input carry

Code :



DUT FILE:



GATES INCLUDING AND , XOR ETC. :



FINAL ADDER :



Quartus Prime Lite Edition - C:/Users/Mohit/Downloads/Assignment4/Assignment4/BrentKungAdder - BrentKungAdder

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

BrentKungAdder16.vhd Testbench.vhdl Gates.vhdl DUT.vhdl Compilation Report - BrentKungAdder IP Catalog

Files

Testbench.vhdl
Gates.vhdl
BrentKungAdder16.vhd
DUT.vhdl

Tasks Compilation

Task

Compile Design

Analysis & Synthesis

Edit Settings

View Report

Analysis & Elaboration

Partition Merge

```

56 P1_andgate: andgate port map(A => P0(2*i+1), B => P0(2*i), prod => P1(i));
57 end generate Level1;
58
59 --t = 2
60 C4_gate: abcgate port map(A => G1(1), B => P1(1), C => C(2), abc => C(4));
61 C3_gate: abcgate port map(A => G0(2), B => P0(2), C => C(2), abc => C(3));
62 Level2: for i in 1 to 3 generate
63   G2_abcgate: abcgate port map(A => G1(2*i+1), B => P1(2*i+1), C => G1(2*i), abc => G2(i));
64   P2_andgate: andgate port map(A => P1(2*i+1), B => P1(2*i), prod => P2(i));
65 end generate Level2;
66
67 --t = 3
68 C8_gate: abcgate port map(A => G2(1), B => P2(1), C => C(4), abc => C(8));
69 C6_gate: abcgate port map(A => G1(2), B => P1(2), C => C(4), abc => C(6));
70 C5_gate: abcgate port map(A => G0(4), B => P0(4), C => C(4), abc => C(5));
71 G3_abcgate: abcgate port map(A => G2(3), B => P2(3), C => G2(2), abc => G3);
72 P3_andgate: andgate port map(A => P2(3), B => P2(2), prod => P3);
73
74 --t = 4
75 C16_gate: abcgate port map(A => G3, B => P3, C => C(8), abc => Cout);
76 C12_gate: abcgate port map(A => G2(2), B => P2(2), C => C(8), abc => C(12));
77 C10_gate: abcgate port map(A => G1(4), B => P1(4), C => C(8), abc => C(10));
78 C9_gate: abcgate port map(A => G0(8), B => P0(8), C => C(8), abc => C(9));
79 C7_gate: abcgate port map(A => G0(6), B => P0(6), C => C(6), abc => C(7));
80
81 --t = 5
82 C14_gate: abcgate port map(A => G1(6), B => P1(6), C => C(12), abc => C(14));
83 C13_gate: abcgate port map(A => G0(12), B => P0(12), C => C(12), abc => C(13));
84 C11_gate: abcgate port map(A => G0(10), B => P0(10), C => C(10), abc => C(11));
85
86 --t = 6
87 C15_gate: abcgate port map(A => G0(14), B => P0(14), C => C(14), abc => C(15));
88
89 --t = 7
90 S0_xorgate: xorgate port map(A => P0_0, B => Cin, uneq => S(0));
91 Sums: for i in 1 to 15 generate
92   S_xorgate: xorgate port map(A => P0(i), B => C(i), uneq => S(i));
93 end generate Sums;
94
95 --t = 8
96
97 end struct;

```

Messages

System (4) Processing (16)

22036 Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativeLink/qnativesim.tcl" -gate_n

22036 For messages from NativeLink execution see the NativeLink log file c:/Users/Mohit/Downloads/Assignment4/Assignment4/BrentKungAdder_nativeLink_sim

100% 00:00:13

Type here to search

32°C 13:31 22-10-2022

Quartus Prime Lite Edition - C:/Users/Mohit/Downloads/Assignment4/Assignment4/BrentKungAdder - BrentKungAdder

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

BrentKungAdder16.vhd Testbench.vhdl Gates.vhdl DUT.vhdl Compilation Report - BrentKungAdder IP Catalog

Files

Testbench.vhdl
Gates.vhdl
BrentKungAdder16.vhd
DUT.vhdl

Tasks Compilation

Task

Compile Design

Analysis & Synthesis

Edit Settings

View Report

Analysis & Elaboration

Partition Merge

```

69 C6_gate: abcgate port map(A => G1(2), B => P1(2), C => C(4), abc => C(6));
70 C5_gate: abcgate port map(A => G0(4), B => P0(4), C => C(4), abc => C(5));
71 G3_abcgate: abcgate port map(A => G2(3), B => P2(3), C => G2(2), abc => G3);
72 P3_andgate: andgate port map(A => P2(3), B => P2(2), prod => P3);
73
74 --t = 4
75 C16_gate: abcgate port map(A => G3, B => P3, C => C(8), abc => Cout);
76 C12_gate: abcgate port map(A => G2(2), B => P2(2), C => C(8), abc => C(12));
77 C10_gate: abcgate port map(A => G1(4), B => P1(4), C => C(8), abc => C(10));
78 C9_gate: abcgate port map(A => G0(8), B => P0(8), C => C(8), abc => C(9));
79 C7_gate: abcgate port map(A => G0(6), B => P0(6), C => C(6), abc => C(7));
80
81 --t = 5
82 C14_gate: abcgate port map(A => G1(6), B => P1(6), C => C(12), abc => C(14));
83 C13_gate: abcgate port map(A => G0(12), B => P0(12), C => C(12), abc => C(13));
84 C11_gate: abcgate port map(A => G0(10), B => P0(10), C => C(10), abc => C(11));
85
86 --t = 6
87 C15_gate: abcgate port map(A => G0(14), B => P0(14), C => C(14), abc => C(15));
88
89 --t = 7
90 S0_xorgate: xorgate port map(A => P0_0, B => Cin, uneq => S(0));
91 Sums: for i in 1 to 15 generate
92   S_xorgate: xorgate port map(A => P0(i), B => C(i), uneq => S(i));
93 end generate Sums;
94
95 --t = 8
96
97 end struct;

```

Messages

System (4) Processing (16)

22036 Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativeLink/qnativesim.tcl" -gate_n


22036 For messages from NativeLink execution see the NativeLink log file c:/Users/Mohit/Downloads/Assignment4/Assignment4/BrentKungAdder_nativeLink_sim

100% 00:00:13


Type here to search

32°C 13:31 22-10-2022

RTL VIEW OF THE CIRCUIT :



RTL SIMULATION RESULT :



GATE LEVEL SIMULATION RESULT :

