Assignment 4

Brent Kung Adder Mohit, 20D070052

The circuit is shown in the below figure:


Elemental Logic Blocks:

Roll No. - 20D070052 Last Digit - 2 AND - 42ps XOR - 54ps A+B.C - 64ps A.B + C.(A+B) - 64ps


- We generate the various orders of G and P values using the logic blocks in the previous part
- We write the VHDL code that reads a pair of 16-bit numbers and single bit input carry, and generates the expected 16-bit sum and 1 bit output carry using a Brent Kung Adder
- The Brent Kung adder defined using VHDL, is simulated using ModelSim considering 32 randomly chosen pairs of 16-bit numbers and 1-bit input carry

Code:


DUT FILE:




GATES INCLUDING AND . XOR ETC. :




FINAL ADDER:






RTL VIEW OF THE CIRCUIT:



RTL SIMULATION RESULT:



GATE LEVEL SIMULATION RESULT:

