Assignment 5 MAC CIRCUIT Mohit, 20D070052

The circuit is shown in the below figure:

Elemental Logic Blocks:

Roll No. - 20D070052 Last Digit - 2 AND - 42ps XOR - 54ps A+B.C - 64ps A.B + C.(A+B) - 64ps 3-carry = 2*XOR - 2*54ps - 108ps 3-SUM - A.B + C.(A+B) - 64ps

- We generate the various orders of G and P values using the logic blocks in the previous part. Also the brent kung adder is taken from the previous assignment directly.
- We write the VHDL code that reads a pair of 8-bit numbers along with a 16 bit number that it will add to the product of the two 8 bit numbers and generates the expected 16-bit sum and 1 bit output carry using a MAC Circuit
- The MAC Circuit defined using VHDL, is simulated using ModelSim considering 10 randomly chosen pairs of 8-bit numbers and 16-bit input that needs to be summed with the product.

Code:

DUT FILE:

```
Quartus Prime Lite Edition - E:/Courses/EE671 VLSI/VHDI files/MAC - DUT
                                                                                                                                    П
File Edit View Project Assignments Processing Tools Window Help
                                                                                                                              Search altera.com
                      - X Q Q Q B ► X K Q B Y A W
DUT DC @ C + D C DUT
                   Project Navigator 🗎 Files
 testbench.vhdl

✓ 

■ Installed IP

✓ Project Directory

 Multiply and add.vhdl
 Treelevel.vhd
                                                                                                                               No Selection Available
                                 Dentity DUT is port(input_vector: in std_logic_vector(31 downto 0); output_vector: out std_logic_vector(16 dc end entity;
 ₩ BRENTKUNKADDER.vhd


✓ Library


                                                                                                                              > Basic Functions
 📅 logicgate.vhd
 DUT.vhd
                                                                                                                              > DSP
                                                                                                                              > Interface Protocols
 Maring higherlogic.vhd
                                 ⊟architecture DutWrap of DUT is
                                                                                                                              > Processors and Periphe
                                    > University Program

    Search for Partner IP


                              17
18
19
20
21
22
23
24
25
26
27
28
29
     Compilation
               Task
                                 begin
  ✓ ► Compile Design
                                    > Analysis & Synthesis
    > Fitter (Place & Route)
    > Assembler (Generate programm
    > Timing Analysis
    > EDA Netlist Writer
66 Find... 66 Find Next
  Type TD Message
  System Processing
                                                                                                                                  18:39
                                                                                         Type here to search
```


GATES INCLUDING AND, XOR ETC.:







FINAL MAC CIRCUIT:










TREE LEVEL:











RTL VIEW OF THE CIRCUIT:



RTL SIMULATION RESULT:



GATE LEVEL SIMULATION RESULT:

