

Assignment 5

MAC CIRCUIT

Mohit , 20D070052

The circuit is shown in the below figure:

Elemental Logic Blocks :

Roll No. - 20D070052

Last Digit - 2

AND - 42ps

XOR - 54ps

A+B.C - 64ps

A.B + C.(A+B) - 64ps


3-carry = 2*XOR - 2*54ps - 108ps

3-SUM - A.B + C.(A+B) - 64ps


- We generate the various orders of G and P values using the logic blocks in the previous part. Also the brent kung adder is taken from the previous assignment directly.
- We write the VHDL code that reads a pair of 8-bit numbers along with a 16 bit number that it will add to the product of the two 8 bit numbers and generates the expected 16-bit sum and 1 bit output carry using a MAC Circuit
- The MAC Circuit defined using VHDL, is simulated using ModelSim considering 10 randomly chosen pairs of 8-bit numbers and 16-bit input that needs to be summed with the product.


Code :

DUT FILE:




GATES INCLUDING AND , XOR ETC. :





FINAL MAC CIRCUIT :



Quartus Prime Lite Edition - E:/Courses/EE671_VLSI/VHDLfiles/MAC - DUT

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

- testbench.vhdl
- Multiply_and_add.vhdl
- Treelevel.vhd
- BRENTKUNKADDER.vhd
- logicgate.vhd
- DUT.vhd
- higherlogic.vhd

Tasks Compilation

- Task
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- EDA Netlist Writer

Messages

System Processing

```
28 port (A, B : in std_logic_vector(15 downto 0);
29       CO : in std_logic;
30       Sum : out std_logic_vector(15 downto 0);
31       Carry : out std_logic);
32 end component;
33
34 type partial_array is array(0 to 7, 7 downto 0) of std_logic;
35 signal and_array : partial_array;
36 signal stage_9_sum, stage_9_carry : std_logic_vector(11 downto 0);
37 signal stage_6_sum, stage_6_carry : std_logic_vector(17 downto 0);
38 signal stage_4_sum, stage_4_carry : std_logic_vector(11 downto 0);
39 signal stage_3_sum, stage_3_carry : std_logic_vector(13 downto 0);
40 signal final_sums, final_carries : std_logic_vector(15 downto 0);
41
42 begin
43
44 AND_generate_ii : for ii in 0 to 7 generate
45 AND_generate_jj : for jj in 0 to 7 generate
46
47 and_insta : a_and_b port map(A(jj),B(ii),and_array(ii,jj));
48
49
50
51 end generate AND_generate_jj;
52 end generate AND_generate_ii;
53
54 -- Stage with Capacity = 9 bits
55
56 Nine_HA5 : half_adder port map(ACC(5), and_array(0,5), stage_9_sum(0), stage_9_carry(0));
57 Nine_FA6 : full_adder port map(ACC(6), and_array(0,6), and_array(1,5), stage_9_sum(1), stage_9_carry(1));
58 Nine_HA6 : half_adder port map(and_array(2,4), and_array(3,3), stage_9_sum(2), stage_9_carry(2));
59 Nine_FA7_0 : full_adder port map(ACC(7), and_array(0,7), and_array(1,6), stage_9_sum(3), stage_9_carry(3));
60 Nine_FA7_1 : full_adder port map(and_array(2,5), and_array(3,4), and_array(4,3), stage_9_sum(4), stage_9_carry(4));
61 Nine_HA7 : half_adder port map(and_array(5,2), and_array(6,1), stage_9_sum(5), stage_9_carry(5));
62 Nine_FA8_0 : full_adder port map(ACC(8), and_array(1,7), and_array(2,6), stage_9_sum(6), stage_9_carry(6));
63 Nine_FA8_1 : full_adder port map(and_array(3,5), and_array(4,4), and_array(5,3), stage_9_sum(7), stage_9_carry(7));
64 Nine_HA8 : half_adder port map(and_array(6,2), and_array(7,1), stage_9_sum(8), stage_9_carry(8));
65 Nine_FA9_0 : full_adder port map(ACC(9), and_array(2,7), and_array(3,6), stage_9_sum(9), stage_9_carry(9));
66 Nine_FA9_1 : full_adder port map(and_array(4,5), and_array(5,4), and_array(6,3), stage_9_sum(10), stage_9_carry(10));
67 Nine_FA10 : full_adder port map(ACC(10), and_array(3,7), and_array(4,6), stage_9_sum(11), stage_9_carry(11));
68
69
70 -- Stage with Capacity = 6 bits
71
72 Six_HA3 : half_adder port map(ACC(3), and_array(0,3), stage_6_sum(0), stage_6_carry(0));
73 Six_FA4 : full_adder port map(ACC(4), and_array(0,4), and_array(1,3), stage_6_sum(1), stage_6_carry(1));
74 Six_HA4 : half_adder port map(and_array(2,2), and_array(3,1), stage_6_sum(2), stage_6_carry(2));
75 Six_FA5_0 : full_adder port map(stage_9_sum(0), and_array(1,4), and_array(2,3), stage_6_sum(3), stage_6_carry(3));
76 Six_FA5_1 : full_adder port map(and_array(3,2), and_array(4,1), and_array(5,0), stage_6_sum(4), stage_6_carry(4));
77 Six_FA6_0 : full_adder port map(stage_9_sum(1), stage_9_carry(0), stage_9_sum(2), stage_6_sum(5), stage_6_carry(5));
78 Six_FA6_1 : full_adder port map(and_array(4,2), and_array(5,1), and_array(6,0), stage_6_sum(6), stage_6_carry(6));
79 Six_FA7_0 : full_adder port map(stage_9_sum(3), stage_9_carry(1), stage_9_sum(4), stage_6_sum(7), stage_6_carry(7));
80 Six_FA7_1 : full_adder port map(stage_9_carry(2), stage_9_sum(5), and_array(7,0), stage_6_sum(8), stage_6_carry(8));
81 Six_FA8_0 : full_adder port map(stage_9_sum(6), stage_9_carry(3), stage_9_sum(7), stage_6_sum(9), stage_6_carry(9));
82 Six_FA8_1 : full_adder port map(stage_9_carry(4), stage_9_sum(8), stage_9_carry(5), stage_6_sum(10), stage_6_carry(10));
83 Six_FA9_0 : full_adder port map(stage_9_sum(9), stage_9_carry(6), stage_9_sum(10), stage_6_sum(11), stage_6_carry(11));
84 Six_FA9_1 : full_adder port map(stage_9_carry(7), and_array(7,7), stage_9_carry(8), stage_6_sum(12), stage_6_carry(12));
```

Quartus Prime Lite Edition - E:/Courses/EE671_VLSI/VHDLfiles/MAC - DUT

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Files

- testbench.vhdl
- Multiply_and_add.vhdl
- Treelevel.vhd
- BRENTKUNKADDER.vhd
- logicgate.vhd
- DUT.vhd
- higherlogic.vhd

Tasks Compilation



- Task
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- EDA Netlist Writer



Messages


System Processing


```
55
56 Nine_HA5 : half_adder port map(ACC(5), and_array(0,5), stage_9_sum(0), stage_9_carry(0));
57 Nine_FA6 : full_adder port map(ACC(6), and_array(0,6), and_array(1,5), stage_9_sum(1), stage_9_carry(1));
58 Nine_HA6 : half_adder port map(and_array(2,4), and_array(3,3), stage_9_sum(2), stage_9_carry(2));
59 Nine_FA7_0 : full_adder port map(ACC(7), and_array(0,7), and_array(1,6), stage_9_sum(3), stage_9_carry(3));
60 Nine_FA7_1 : full_adder port map(and_array(2,5), and_array(3,4), and_array(4,3), stage_9_sum(4), stage_9_carry(4));
61 Nine_HA7 : half_adder port map(and_array(5,2), and_array(6,1), stage_9_sum(5), stage_9_carry(5));
62 Nine_FA8_0 : full_adder port map(ACC(8), and_array(1,7), and_array(2,6), stage_9_sum(6), stage_9_carry(6));
63 Nine_FA8_1 : full_adder port map(and_array(3,5), and_array(4,4), and_array(5,3), stage_9_sum(7), stage_9_carry(7));
64 Nine_HA8 : half_adder port map(and_array(6,2), and_array(7,1), stage_9_sum(8), stage_9_carry(8));
65 Nine_FA9_0 : full_adder port map(ACC(9), and_array(2,7), and_array(3,6), stage_9_sum(9), stage_9_carry(9));
66 Nine_FA9_1 : full_adder port map(and_array(4,5), and_array(5,4), and_array(6,3), stage_9_sum(10), stage_9_carry(10));
67 Nine_FA10 : full_adder port map(ACC(10), and_array(3,7), and_array(4,6), stage_9_sum(11), stage_9_carry(11));
68
69
70 -- Stage with Capacity = 6 bits
71
72 Six_HA3 : half_adder port map(ACC(3), and_array(0,3), stage_6_sum(0), stage_6_carry(0));
73 Six_FA4 : full_adder port map(ACC(4), and_array(0,4), and_array(1,3), stage_6_sum(1), stage_6_carry(1));
74 Six_HA4 : half_adder port map(and_array(2,2), and_array(3,1), stage_6_sum(2), stage_6_carry(2));
75 Six_FA5_0 : full_adder port map(stage_9_sum(0), and_array(1,4), and_array(2,3), stage_6_sum(3), stage_6_carry(3));
76 Six_FA5_1 : full_adder port map(and_array(3,2), and_array(4,1), and_array(5,0), stage_6_sum(4), stage_6_carry(4));
77 Six_FA6_0 : full_adder port map(stage_9_sum(1), stage_9_carry(0), stage_9_sum(2), stage_6_sum(5), stage_6_carry(5));
78 Six_FA6_1 : full_adder port map(and_array(4,2), and_array(5,1), and_array(6,0), stage_6_sum(6), stage_6_carry(6));
79 Six_FA7_0 : full_adder port map(stage_9_sum(3), stage_9_carry(1), stage_9_sum(4), stage_6_sum(7), stage_6_carry(7));
80 Six_FA7_1 : full_adder port map(stage_9_carry(2), stage_9_sum(5), and_array(7,0), stage_6_sum(8), stage_6_carry(8));
81 Six_FA8_0 : full_adder port map(stage_9_sum(6), stage_9_carry(3), stage_9_sum(7), stage_6_sum(9), stage_6_carry(9));
82 Six_FA8_1 : full_adder port map(stage_9_carry(4), stage_9_sum(8), stage_9_carry(5), stage_6_sum(10), stage_6_carry(10));
83 Six_FA9_0 : full_adder port map(stage_9_sum(9), stage_9_carry(6), stage_9_sum(10), stage_6_sum(11), stage_6_carry(11));
84 Six_FA9_1 : full_adder port map(stage_9_carry(7), and_array(7,7), stage_9_carry(8), stage_6_sum(12), stage_6_carry(12));
```


TREE LEVEL :











RTL VIEW OF THE CIRCUIT :



RTL SIMULATION RESULT :



GATE LEVEL SIMULATION RESULT :

