

#### MASTER THESIS

## Karel Maděra

# $\begin{array}{c} \textbf{Accelerating cross-correlation with} \\ \textbf{GPUs} \end{array}$

Name of the department

Supervisor of the master thesis: Supervisor's Name

Study programme: Computer Science

Study branch: ISS

I declare that I comind out this procton thesis is described and a 1 1 1 1 1 1
I declare that I carried out this master thesis independently, and only with the cited sources, literature and other professional sources. It has not been used to obtain another or the same degree.
I understand that my work relates to the rights and obligations under the Act No. 121/2000 Sb., the Copyright Act, as amended, in particular the fact that the Charles University has the right to conclude a license agreement on the use of this work as a school work pursuant to Section 60 subsection 1 of the Copyright Act.
In date
Author's signature

Dedication.

Title: Accelerating cross-correlation with GPUs

Author: Karel Maděra

Department: Name of the department

Supervisor: Supervisor's Name, department

Abstract: Abstract.

Keywords: key words

## Contents

In	Introduction 3									
1	$\operatorname{Cro}$	ss-correlation	5							
	1.1	Definition	5							
	1.2	Computation using discrete Fourier Transform	6							
	1.3	Definition based optimizations	8							
		1.3.1 Data parallelism	8							
		1.3.2 Forms of cross-correlation	8							
	1.4	Post-processing	10							
2	CU	CUDA 11								
	2.1	GPU	11							
	2.2		11							
			12							
			13							
		2.2.3 Thread cooperation	14							
			16							
			17							
			18							
		U I	18							
	2.3		19							
			19							
		- •	20							
			21							
		· ·	21							
		· · · · · · · · · · · · · · · · · · ·	21							
3	Imr	Implementation 24								
	3.1		$\frac{1}{24}$							
	3.1		 25							
			25							
	3.2	v	- o 27							
			27							
		- · · · · · · · · · · · · · · · · · · ·	 28							
		3 1	30							
			30							
	3.3	1	31							
	3.4		33							
	0.1	1 9	33							
			36							
			40							
			40							
		0 1 0	43							
	3.5		45							
	3.3		45							

		3.5.2	Multiple left matrices	47
		3.5.3	Multiple rows from both matrices	48
		3.5.4	Effects of local array optimization	49
		3.5.5	Combining the optimizations	49
	3.6	Occup	ancy improvement	51
		3.6.1	Warp per shift	52
		3.6.2	Simplified indexing	52
		3.6.3	Shared memory	55
		3.6.4	Loading data to shared memory	59
		3.6.5	Shared memory with multiple right matrices	60
		3.6.6	Shared memory with single column group per block	60
		3.6.7	Work distribution	61
		3.6.8	Block per shift	61
4	<b>Res</b> 4.1		pased algorithm	<b>63</b>
Co	onclu	sion		64
Bi	bliog	graphy		65
A		achmei First <i>A</i>	nts Attachment	<b>66</b>
	41.1	- 11 DU 1	100000111110110	00

## Introduction

The field of Signal processing is present everywhere in today's world. From image processing through seismology to particle physics, the need to analyze, modify, or synthesize signals such as sound, images, and other scientific measurements is shared throughout many fields. One of the commonly used algorithms in signal processing is cross-correlation, which will be the subject of this thesis. The aim is to analyze, implement and evaluate possible methods of optimization, and parallelization of definition based cross-correlation algorithm. The implementations will then be further compared to the generally used implementation based on Fast Fourier transform.

#### Motivation

Cross-correlation is one of the key operations in both analog and digital signal processing. It is widely used in image analysis, pattern recognition, image segmentation, particle physics, electron tomography, and many other fields [3]. For many of these applications, the computation time of cross-correlation is often the limiting factor in the data processing pipeline. The amount of input data combined with the computational complexity make simple sequential CPU-based implementations and even more advanced parallel CPU-based implementation inadequate.

Algorithms based on the definition of cross-correlation or on Fast Fourier transform (FFT) can take advantage of the inherent high degree of data parallelism in the definition of cross-correlation or FFT respectively to utilize the high throughput and massive amounts of computational power provided by massively parallel systems in the form of Graphical processing units (GPU).

This thesis is a continuation of the thesis "Employing GPU to Process Data from Electron Microscope" [1], which uses both basic definition based cross-correlation as well as one based on FFT. This thesis aims to compare the asymptotically faster FFT based algorithm with the asymptotically slower definition based algorithm and provide an optimized implementation of the definition based algorithm which, for the input sizes used by the original thesis, should be faster than the FFT based implementation.

#### Objective

The objective of this thesis is to analyze the possibilities for optimization and parallelization of the definition based algorithm and provide detailed measurements and comparisons with the FFT based algorithm for range of input forms and sizes. The optimizations and parallelization of the definition based algorithm will utilize capabilities provided by the CUDA platform.

The main contributions of this thesis are:

 a family of optimized definition based implementations utilizing the CUDA platform,

- comparison of the definition based implementations with one based on Fast Fourier Transform,
- measurements of the behavior of these implementations based on input size and type.

#### Thesis outline

The contents of this thesis are ordered as follows:

- description of cross-correlation algorithm;
- introduction to computations utilizing GPU hardware and the CUDA platform;
- analysis of the optimizations of the definition based algorithm, focused on parallelization using CUDA platform,
- measurement of the behavior of both the optimized definition based and Fast Fourier transform based algorithm.

## 1. Cross-correlation

In this chapter, we define cross-correlation and describe the ways for its computation. We first define one-dimensional cross-correlation, extending it into multiple dimensions and introducing circular cross-correlation. We then describe how circular cross-correlation is used to compute cross-correlation using discrete Fourier transform. Lastly we describe the possibilities for optimization and parallelization of cross-correlation, with real-world usage examples where these optimizations can be used.

#### 1.1 Definition

Cross-correlation, also known as sliding dot product or sliding inner-product, is a function describing similarity of two series or two functions based on their relative displacement [9]. Cross-correlation of functions  $f, g : \mathbb{C} \to \mathbb{R}$ , denoted as  $f \star g$ , is defined by the following formula:

$$(f \star g)(\tau) = \int_{-\infty}^{\infty} \overline{f(t)} g(t+\tau) dt,$$

where  $\overline{f(t)}$  denotes the complex conjugate of f(t) and  $\tau$  is the displacement of the two functions f and g. In simpler words, the value  $(f \star g)(\tau)$  tells us how similar the function f is to g when g is shifted by  $\tau$ , with higher value representing higher similarity. Figure 1.1 shows cross-correlation of two example functions.




Figure 1.1: Cross-correlation of two functions. [8]

For two discrete functions, as will be used in our case, cross-correlation of functions  $f, g: \mathbb{Z} \to \mathbb{R}$  is defined by the following formula:

$$(f \star g)[m] = \sum_{i=-\infty}^{\infty} \overline{f[i]}g[i+m],$$

This definition of cross-correlation can be extended for use in two dimensions, as is required, for example, in image processing. For two discrete functions  $f, g : \mathbb{Z}^2 \to \mathbb{R}$ , cross-correlation is defined as:

$$(f \star g)[m, n] = \sum_{i = -\infty}^{\infty} \sum_{j = -\infty}^{\infty} \overline{f[m, n]} g[m + i, n + j],$$

Even though cross-correlation is defined on the whole  $\mathbb{Z}$  for one dimension and  $\mathbb{Z}^2$  for two dimensions, most use cases of cross-correlation work only on finite inputs, such as image processing working on finite images. The only values we are interested in are those where the two images overlap, which limits the computation to  $(w_1 + w_2 - 1) * (h_1 + h_2 - 1)$  resulting values, where  $w_i$  denotes width of the image i and  $h_i$  denotes the height of the image i.

This limits the part of the output we are interested in and leads us to the time complexity of the definition based algorithm, or naive algorithm as it is called in the code associated with the thesis. For each of the  $(w_1 + w_2 - 1) * (h_1 + h_2 - 1)$  output values, we need to multiply the overlapping pixel values and sum all the multiplication results together. There will be at most  $min(w_1, w_2) * min(h_1, h_2)$  overlapping pixels. For simplicity, let us work with two images of size  $w_i * h_i$ . Then the time complexity of the definition based algorithm is  $((2 * w_i - 1) * (2 * h_i - 1) * (w_i * h_i))$ , which gives us asymptotic complexity of  $\mathcal{O}(w_i^2 * h_i^2)$ .

## 1.2 Computation using discrete Fourier Transform

In this section, we describe an algorithm which uses discrete Fourier transform to compute cross-correlation of two finite two-dimensional series. The asymptotic complexity of this algorithm will be  $\mathcal{O}(w_i * h_i * \log_2(w_i * h_i))$ , where  $w_i$  is the width of each series and  $h_i$  the height of each series. This improves on the asymptotic complexity  $\mathcal{O}(w_i^2 * h_i^2)$  of the definition based algorithm described in the previous section 1.1.

Discrete Fourier transform can only be used to compute a special type of cross-correlation, so called *circular* cross-correlation. For finite series  $N \in \mathbb{N}\{x\}_n = x_0, x_1, ..., x_{N-1}, \{y_n\} = y_0, y_1, ..., y_{N-1}$ , circular cross-correlation is defined as:

$$(x \star_N y)_m = \sum_{i=0}^{N-1} \overline{x_m} y_{(m+i)modN},$$

where  $\overline{x_m}$  denotes complex conjugate of  $x_m$ .

Based on the Cross-Correlation Theorem [7], circular cross-correlation  $(x \star_N y)_m$  can be computed using discrete Fourier Transform based on the following formula:

$$(x \star_N y)_m = \mathbb{F}^{-1}(\overline{\mathbb{F}(x)} * \mathbb{F}(y))$$

where  $\mathbb{F}(\underline{x})$  and  $\mathbb{F}(y)$  denote discrete Fourier Transform of series x and y respectively,  $\overline{\mathbb{F}(x)}$  denotes complex conjugate of the discrete Fourier Transform, \* denotes element-wise multiplication of two series and  $\mathbb{F}^{-1}$  denotes inverse discrete Fourier Transform.

As described by Bali [1], to compute non-circular (linear) cross-correlation of non-periodic series of size N, we pad both series with N zeros to the size 2N, as can be see in Figure 1.2. The results of circular cross-correlation are then the

results of linear cross-correlation, only circularly shifted by N-1 places to the left with one additional 0 value at index N.




Figure 1.2: Comparison of linear and circular cross-correlation [1].

This process can be expanded into two dimensions, where the matrices are padded with N rows and N columns of zeros before being passed through 2D discrete Fourier transform. Here the circular shift of the results can be inverted by swapping the quadrants of the results while discarding row N and column N which will be filled with zeros [1], as shown by Figure 1.3.




Figure 1.3: Result quadrant swap.

Based on this description, we can deduce the time complexity of the algorithm. For two matrices  $a, b \in \mathbb{R}^{h \times w}$ , the steps of the algorithm are:

- 1. Padding  $a_p, b_p \in \mathbb{R}^{2h \times 2w}$  of a and b with h rows and w columns of zeros in  $\mathcal{O}(h * w)$ ;
- 2. Discrete Fourier Transform  $A, B \in \mathbb{C}^{2h \times 2w}$  of  $a_p$  and  $b_p$  in  $\mathcal{O}(h * w * \log_2(h * w))$ ;
- 3. Element-wise multiplication, also known as Hadamard product,  $C \in \mathbb{C}^{2h \times 2w}$ :  $C = \overline{A} \circ B$ , where  $\overline{A}$  denotes complex conjugate of A, in  $\mathcal{O}(w_i * h_i)$ ;
- 4. Inverse Discrete Fourier Transform  $c \in \mathbb{R}^{2h \times 2w}$  of C in  $\mathcal{O}(h*w*\log_2(h*w))$ ;
- 5. Quadrant swap in  $\mathcal{O}(h * w)$

Put together, the steps described above give us an algorithm with asymptotic time complexity of  $\mathcal{O}(h * w * \log_2(h * w))$ .

#### 1.3 Definition based optimizations

In the original thesis by [1], and in the field of image processing in general, 2D version of cross-correlation is mostly used to find a grayscale image or a piece of a grayscale image represented as an integer or floating point matrix in another image, also represented as such matrix. This can be done to, for example, find a displacement of certain point of interest between images taken at different times, as is done in Bali [1] and Zhang et al. [10].

This thesis will implement cross-correlation of integer and floating point matrices, which encompasses the usage in previously mentioned works. The implementations will be optimized to take advantage of different forms of cross-correlation input, such as cross-correlation of one matrix with many other matrices, different sizes of input matrices etc.

#### 1.3.1 Data parallelism

Definition based algorithm for computing cross-correlation is highly data parallel. Not only can every element in the result matrix be computed independently, computation of each element can also be parallelized with a simple reduction of the final results.

When using the definition based algorithm, each element of the resulting matrix corresponds to an overlap of the two cross-correlated matrices. Every two overlapping elements of the two input matrices are multiplied and results of these multiplications are then summed together to get the final value for given overlap.

For each overlap, there is  $h_o * w_o$  multiplications, where  $h_o$  and  $w_o$  describe the number of rows and columns which overlap. The following formula describes the total number of multiplications for all overlaps:

$$(h*(h+1)-1)*(w*(w+1)-1)$$

All these multiplications can be done independently in parallel. Afterwards, each overlap has to compute a sum of the  $h_o * w_o$  results to produce the final result.

#### 1.3.2 Forms of cross-correlation

In works using cross-correlation, there are several forms of computation which can be used for optimization such as data caching and reuse, batching, precomputing etc. The forms differ in the number of inputs and in the way cross-correlation is computed between the inputs. The four basic forms are, as shown in Figure 1.4:

- 1. one left input with one right input, in the rest of the thesis referred to as one-to-one and depicted in Figure 1.4a;
- 2. one left input with many right inputs, referred to as *one-to-many* and depicted in Figure 1.4b;
- 3. n left inputs, each cross-correlated with m **different** right inputs, referred to as *n-to-mn* and depicted in Figure 1.4c (used by Bali [1] Zhang et al. [10] Kapinchev et al. [3]);




Figure 1.4: Forms of cross-correlation.

4. n left inputs, each cross-correlated with all m right inputs, referred to as n-to-m and depicted in Figure 1.4d (used by Clark et al. [2]).

While each pair of input matrices can always be computed independently, the one-to-many, n-to-mn and n-to-m types allow for the reuse of left input matrix data for computation with multiple right input matrices. Additionally, the n-to-m allows for reuse of data from the right matrix for computation with multiple left input matrices.

For the same size of input data, i.e. x left input matrices and y right input matrices, the n-to-m type results in x\*y pairs of matrices to be computed, compared to the n-to-mn type which results in only y pairs. The increased level of parallelism and increased arithmetic intensity allows for additional optimizations of the n-to-m computation type compared to the n-to-mn type. The one-to-one and one-to-many types are described separately as their implementations can more aggressively cache and reuse the left input matrix compared to the general n-to-mn or n-to-m implementation.

Implementations of the two simpler types one-to-one and one-to-many can be used for implementation of either n-to-m or n-to-mn by running the simpler type implementation multiple times, possibly in parallel. Inversely, any implementation of either n-to-m or n-to-mn can be used to implement the two simpler types. Another possible subtype is the computation of large number of pairs, which can be implemented by n-to-mn with m equal to one. The large number of pairs type is not discussed further as it does not provide any additional opportunity for optimization compared to parallel run of many one-to-one implementations.

#### 1.4 Post-processing

In most use cases, cross-correlation itself is not a final output but the results are used further in further processing. It is often used to find position of a smaller signal in larger signal, for example in the field of Digital image processing for template matching, image alignment etc. In these use cases, the only information of interest is the maximum value in the result matrix.

In Digital Image correlation, we are also interested in finding the maximum, but this time with a subpixel precision. This requires us to find the maximum value and use the results in an area around it to interpolate a function [10] [1].

In the field of Seismology, cross-correlation is used for picking, ambient noise monitoring, waveform comparison and signal, event and pattern detection. [6]

In optical coherence tomography, the whole result of cross-correlation is summed to compute the intensity of each pixel [3].

Although post-processing is often also a good candidate for optimization and parallelization, it is outside the scope of this thesis. Result of cross-correlation will be taken as-is and validated against preexisting cross-correlation implementations.

## 2. CUDA

This chapter describes the Compute Unified Device Architecture, better known by its acronym CUDA, a "general purpose parallel computing platform and programming model" [5], which allows simplified utilization of NVIDIA Graphics processing units (GPU) for solving complex computational problems.

First we describe the advantages and disadvantages of the GPU hardware. Next we describe the basic programming model, after which we provide more detail about features useful for parallelization of cross-correlation.

#### 2.1 GPU

Central processing unit (CPU) is optimized to process a single stream of instructions working on a single stream of data as fast as possible. This requires CPU design to minimize instruction latency, which is achieved by using branch predictions, multiple levels of caching, and other such mechanisms. On the other hand, GPU is optimized for throughput of a single stream of instructions working on many streams of data. The single stream of instructions is executed many times in parallel, which allows GPU to hide high latency operations by switching to other threads instead of trying to optimize for lower latency of each instruction. The thread switching is made instantaneous by keeping the execution context, such as registers, of all threads resident at all times.

This leads to the principle of **occupancy**, where GPU requires high number of threads to properly hide the high latency of each operation. Especially for small inputs, care needs to be taken so that the processing is split between enough threads to saturate the GPU.

The need to assign each thread separate registers in the register file as part of the execution context also highlights one of the limiting factors of occupancy, **register pressure**. Code requiring too many registers may limit the number of threads which can actually be executed in parallel, limiting occupancy, or leading to register spilling into slower types of memory, limiting performance.

### 2.2 Programming model

CUDA distinguishes two parts of the system running two types of code. First is the *host* code running on the host part of the system. This is standard C++ program running on the CPU, accessing system memory and calling the operating system, as any other standard C++ program would. The second part is the *device* code, running on a device or on multiple devices. Each device corresponds to a single GPU <sup>1</sup>.

Both parts of the code are programmed in the same language, CUDA C++, which is an extension to the C++ language, with some restrictions to the device code and some parts of the language only usable in the device code. One of the important things CUDA C++ introduces are function execution space specifiers, which are attributes added to a function declaration and which specify if the

 $<sup>^1\</sup>mathrm{Since}$  Compute Capability 8.0 Ampere, device can represent a GPU slice.

given function is part of the host code, device code or if it should be compiled both for host and device code. The available function execution space specifiers are:

- \_\_global\_\_, which declares the function as being a kernel, callable from host code and executed on the device,
- \_\_device\_\_, which declares the function as executed on the device, callable by another device or global function,
- \_\_host\_\_, which declares the function as executed on the host, callable from the host only.

Without any specifiers, function is compiled as part of the host code. **Kernel** is a function with the <code>--global--</code> specifier, which is callable from the host code but is executed on a device. Kernels serve as entry points which the host code uses to offload computation to the device. Kernel invocation is asynchronous, where the function call to the kernel in host code does not wait for the kernel on the device to finish but returns immediately after the kernel is submitted.

When invoking a kernel, host code specifies the number of threads which are to run the device code. The abstraction defining the behavior of the device code, called the SIMT execution model, is described in the subsection 2.2.1.

#### 2.2.1 Single Instruction, Multiple Threads

The device code, written in CUDA C++ as a part of *global* or *device* function, describes the behavior of a single thread running on the device. Compared to host code running on the CPU, the device code is always ran by many threads simultaneously.

In the Single instruction, multiple threads(SIMT) execution model, threads on the device are split into groups of 32, called warps. Each warp of threads is scheduled together, starting at the same program address and executing in lockstep.<sup>2</sup> If branching occurs, as can be seen in Figure 2.1, any branch that is taken by at least a single thread of a warp is executed by the whole warp, masking out any threads that did not take given branch. When masked, thread does not execute any reads or writes, but still has to continue execution with other threads in the warp. This is most apparent in loops, where a single thread of a warp executing the loop thousand times will result in the whole warp executing the loop thousand times, even if other threads are masked and do nothing for most of the loops. This cuts the theoretical throughput by a factor of 32, as only one of the 32 threads does useful work.

On the surface, the device code is very similar to the host code written for the CPU, and will most likely work correctly if written as if for the CPU. But to maximize performance, one must keep in mind the SIMT model, grouping into warps, thread divergence when branching, coalesced memory accesses etc.

On the other side of the spectrum, the SIMT execution model can be compared to the Single instruction, multiple data (SIMD) execution model, where

<sup>&</sup>lt;sup>2</sup>Since Compute Capability 7.0 Volta, threads of a warp can be scheduled more independently and do not execute strictly in lockstep [4].




Figure 2.1: Branching in device [5].

the number of elements processed by a single instruction is directly exposed in the user code, compared to the SIMT model, where the user code itself describes a behavior of a single thread and the grouping of threads is abstracted by the platform.

#### 2.2.2 Thread hierarchy

Apart from being grouped into warps, threads on the device are also grouped into Cooperative Thread Arrays (CTA), also known as thread blocks. Thread blocks can be one-dimensional, two-dimensional or three-dimensional, which provides an easy way to distribute work when processing arrays, matrices or volumes. Thread blocks are further organized into one-dimensional, two-dimensional or three-dimensional grid, as can be seen in Figure 2.2. When launching a kernel, we specify thread block size and grid size, which combined together give us the number of threads executing the given kernel.




Figure 2.2: Thread grouping hierarchy [5].

Each thread is assigned an index, accessible through threadIdx built-in variable. Each thread can also access the index of the thread block it is part of through blockIdx, the block size through blockDim and grid size through gridDim. All of these variables are three dimensional vectors, with dimensions unused during kernel launch set to zero for indices and one for dimensions. Using these built-in variables, we can distribute work between threads, most often assigning each thread a part of the input to process.

#### 2.2.3 Thread cooperation

CUDA provides several mechanisms for thread cooperation. Threads can cooperate on the following levels of thread hierarchy, with increasing speed and capability:

- grid level,
- thread block level,
- · warp level.

The rest of this subsection describes the older API using intrinsic functions. The newer Cooperative Groups API, which is a superset of the older API, is described in Subsection 2.2.4.

#### Grid level

On grid level, the only available tools for cooperation are atomic operations on global memory. These operations can be used to perform read-modify-write on a 32-bit or 64-bit word in global memory without introducing race conditions.

#### Thread block level

On a thread block level, threads can use two mechanisms for cooperation:

- shared memory,
- synchronization barrier.

As per the CUDA C++ programming guide: "the shared memory is expected to be a low-latency memory near each processor core (much like an L1 cache) and \_\_syncthreads() is expected to be lightweight" [5].

Shared memory is a small on-chip memory, described in more detail in the subsection 2.2.5. Each thread block has private shared memory, accessible only from threads of the given thread block. Shared memory can be used as software managed cache or to share results between threads of the thread block.

To synchronize access to shared memory between threads of the thread block, we use synchronization barrier \_\_syncthreads(). All threads in the block must execute the call to \_\_syncthreads() before any of the threads can proceed beyond the call to \_\_syncthreads(). The \_\_syncthreads() function also serves as memory barrier.

#### Warp level

On warp level, threads of the warp, or lanes as they are referred to in the documentation, can utilize intrinsic functions to exchange data without the use of shared memory and perform simple hardware accelerated operations. For operations, warps can perform:

- reduce-and-broadcast operations,
- broadcast-and-compare operations,
- reduce operations,

For data exchange, CUDA C++ provides several warp shuffle instructions. There are four source-lane addressing modes:

- direct lane index,
- copy from lane with ID lower by delta,
- copy from lane with ID higher by delta,
- copy from lane based on bitwise XOR of provided *laneMask* and own lane ID.

The data exchange does not have to span the whole warp. Shuffle operations allow the warp to be subdivided into groups with width of a power of 2.

Only direct lane indexing performs lane index wrap around. If the given lane index is out of the range [0:width-1], the actual lane index is computed as:  $srcLane \mod width$ . In other addressing modes, the lanes with out of range source lane index are left unchanged, receiving the value they pass in. The wrap around mechanism allows us to rotate data between threads instead of just shifting. The direct lane indexing can also be used to broadcast a value from a single lane to all other lanes.

For warp level operations, the reduce-and-broadcast operations receive a single integer value from each lane which they compare to zero, making it effectively a boolean. The results of the comparison are then reduced in one of the following ways and the result is broadcast to all threads:

- result is non-zero if and only if all of the values are non-zero,
- result is non-zero if any of the values are non-zero,
- result contains single bit for each lane which is set if the value given by the lane was non-zero

The broadcast-and-compare operations broadcast the value given by each lane and compare it to the value given by the current lane, returning:

- mask of lanes that have the same value,
- mask if all threads in mask gave the same value, 0 otherwise.

Finally, there are the general reduce operations. Add, min, max operations are implemented for signed or unsigned integer values. And, or, xor operations are implemented for unsigned integers only.

The API described in this subsection forms the basis of thread cooperation in CUDA. Most of this API is available since the early versions of CUDA. Subsection 2.2.4 will describe the newer Cooperative groups API, which builds on top of and extends the API described in this subsection.

#### 2.2.4 Cooperative groups

Cooperative Groups API, introduced with CUDA 9, is an extension to the CUDA programming model for organizing groups of communicating threads [5]. The API introduces data types representing groups of cooperating threads, be it a warp, a part of a warp, a thread block, a grid or even a multigrid<sup>3</sup>.

The API distinguishes two types of groups. First are the *implicit groups*, which are present implicitly in each CUDA kernel. These are:

- thread block,
- grid,
- multigrid.

The API provides functions to create handles to objects of data types representing the implicit groups.

The other type are *explicit groups*, which must be explicitly created from one of the implicit groups.

- thread block tile,
- coalesced group.

Both of these groups represent warp or subwarp size grouping of threads. Thread block tile can be created from a thread block or from another thread block tile, representing a warp or a part of a warp of size of a power of 2. The warp level operations described in the previous subsection 2.2.3 are available as methods on this group, with mask and width arguments of the built-in functions implicitly derived from the properties of the group.

Creating a handle for an implicit group is a collective operation, in which all threads of the group must participate. Creating the group handle in a conditional branch may lead to deadlocks or data corruption. It may also introduce unnecessary synchronization points, limiting concurrency. Similarly to implicit group handle creation, partitioning of groups is a collective operation which must be executed by all threads of the parent group and may introduce synchronization points. It is recommended to create implicit group handles and do all partitioning at the start of the kernel and pass const references throughout the code [5].

<sup>&</sup>lt;sup>3</sup>Multigrid represents multiple grids each running on a separate device.

#### 2.2.5 Memory hierarchy

Each CUDA device has its own DRAM memory, so called *device memory* or *VRAM*, which is separate from the host system memory and from the *device memory* of all other devices. Physically, *device memory* can be seen on most GPU boards as DRAM chips separate from the main silicon chip.

Data transferred between the host and device memory has to be transferred over the PCI-e bus, either explicitly by calls to *cudaMemcpy* in the host code or by mapping parts of host memory to the *device memory* address space using the *Unified Memory* system, which then handles the data transfers in the background automatically.

From the point of view of a CUDA thread, there are several types of memory available, as can be seen in Figure 2.3. For this thesis, the main types are:

- local memory,
- shared memory,
- global memory,
- registers.




Figure 2.3: Memory types on a CUDA device [5].

Local and global memory are both allocated from device memory, and as such have very high access latency.

**Local memory** is private for each thread, allocated automatically based on the requirements of the CUDA compiler. This type of memory is used for register spilling, arrays with non-constant indexing and large structures or arrays which would consume too much register space.

Global memory is shared by all threads of a kernel, and as such any access which could lead to race condition must be synchronized using atomic operations, as described in Section 2.2.3. Global memory is allocated by the host code using cudaMalloc family of functions. When host code transfers data to the device using cudaMemcpy or any other means, global memory is the part of device memory this data will be transferred to. The pointers returned by cudaMalloc and

possibly used in **cudaMemcpy** are then passed as arguments to the kernel. Device code can then use these to access the global memory.

Shared memory, as mentioned in the section 2.2.3, is expected to be a low-latency memory near each processor core (much like an L1 cache). The relation with L1 cache can be seen in the fact that each kernel can configure the proportion between hardware allocated to L1 cache and to Shared memory, which means these memories share the same underlying hardware. Shared memory can be allocated either dynamically by declaring an array type variable with the memory space specifier \_\_shared\_\_ and providing the size to be allocated during kernel launch, or statically by defining the variable with static size.

**Registers** are the fastest memory available for device code. Compared to CPUs, GPUs provide large amount of registers. For all recent GPU generations, the register file provides 65536 32bit registers.

#### 2.2.6 Streaming multiprocessor

NVIDIA GPUs are build around an array of *Streaming multiprocessors* (SM). SM of a GPU is similar to a core of a multicore CPU. Each SM has separate execution units, schedulers, register file, shared memory and L1 cache. An example of an SM can be seen in Figure 2.4. Each SM can have multiple schedulers, each scheduling up to one warp per cycle.

Each thread block is assigned to a single SM exclusively, and each SM can run multiple thread blocks at once. Warps of all thread blocks resident on the given SM are scheduled regardless of the thread block the warps belong to.

#### 2.2.7 Versioning

When working with CUDA, there are two main parts of the platform which are versioned separately:

- CUDA Toolkit,
- GPU Compute Capability.

CUDA Toolkit represents the software development part of the CUDA platform, encompassing the CUDA runtime library, the nvcc compiler and other tools for development of the software.

GPU Compute Capability (CC) represents the features provided by the hardware. This includes the number of registers, memory sizes, set of instructions etc. In general, each consumer GPU generation corresponds to a new CC, such as GTX 1000 cards corresponding to CC 6.0 Pascal and RTX 3000 cards corresponding to CC 8.0 Ampere. There are some exceptions, for example CC 7.0 Volta having only enterprise cards. With each release of new Compute Capability cards, there is generally accompanying CUDA Toolkit release providing access to the new features provided by the hardware.

Compute Capabilities are backwards compatible, so code created for older generation of cards can be ran on newer cards, even though it may not take advantage of new hardware features and may be inefficient on the newer cards.



Figure 2.4: Streaming multiprocessor [4].

### 2.3 Code optimizations

This section introduces basic principles for producing performant CUDA code. The observations and recommendations provided in this section are based on the principles and properties described in the previous section 2.2.

#### 2.3.1 Occupancy

The GPU design prioritizes high instruction throughput of many concurrent threads over single thread performance at the cost of high latency of each instruction. To hide the high latency between dependent instructions, each scheduler keeps a pool of warps between which it switches, possibly on each instruction. Warps in a pool of a scheduler are called *active* warps. Each cycle, there may be multiple warps which have instructions ready to be executed. Such warps are called *eligible* warps. Each cycle, a warp scheduler can select one of the *eligible* 

warps as issued warp, issuing its instruction to be executed.

For optimal performance, we want to have enough active warps so that there is at least one eligible warp each cycle to enable the GPU to hide the high latency of each instruction. As described in Section 2.2.6, the number of warps resident on a SM depends on the number and size of thread blocks resident on a SM.

The number of thread blocks assigned to an SM is limited by three factors:

- hardware limit,
- register usage,
- shared memory usage.

The hardware limit differs, but is either 16 or 32 for all currently supported Compute Capabilities.

To enable no cost execution context switching (program counters, registers, etc.), the whole execution context for all warps is kept on the SM for the whole lifetime of each warp.

Number of registers used by all warps of all blocks which reside on the given SM must be smaller than or equal to the number of registers in the register file. For example, for SM with 65536 registers, code using 64 registers per thread and 512 threads in a block, there can only be two blocks resident on the SM, as 2\*512\*64 = 65536. If the code requires just a single register more, only a single block will be resident on each SM.

The total amount of shared memory required by all blocks residing on an SM must be smaller than or equal to the size of shared memory provided by the SM.

#### 2.3.2 Pipeline saturation

Other than occupancy, there are other possible reasons why no warp may be eligible in a given cycle. Pipeline saturation is one of such reasons. GPU hardware has several pipelines, each implementing a different part of the instruction set. As an example, for the RTX 2060 card, these include:

- Load Store Unit (LSU),
- Arithmetic Logic Unit (ALU),
- Fused Multiply Add/Accumulate (FMA),
- Transcendental and Data Type Conversion Unit (XU).

Each instruction has a Compute Capability specific throughput, which if exceeded, makes the pipeline implementing the instruction saturated and unable to execute any other instructions. This becomes a problem when, for example, many or all warps often execute the same low throughput instruction, such as sinus, cosinus or inverse square root, which are implemented by the XU pipeline. Even for simpler operations implemented by the ALU or FMA, if all warps execute the same instruction, the pipelines may become saturated and warps which are waiting to execute more of the given instruction will not be eligible to be issued.

High LSU utilization reflects that the program may be memory bound, waiting for data from global or shared memory, or that the program executes many warp shuffle instructions, which are also implemented by the LSU pipeline. Due to this, the usage of shared memory together with warp shuffles is not advisable, as they both utilize the same pipeline and compete for resources.

#### 2.3.3 Global memory access

As shown in Figure 2.5, each access to global memory is grouped into 128 B naturally aligned chunks, where any chunk accessed by any of the threads of a warp has to be transferred from global memory. The maximum performance is achieved when access to memory is aligned and coalesced, i.e. all threads of a warp access elements in the same 128 B chunk which is aligned to 128 B. Any other form of access introduces overhead in a form of unnecessary data being transferred from global memory.

When accessing data larger than 32 bits, the access is split into 2 half-warp transactions for 64 bit or 4 quarter warp transactions for 128 bit values, which are then processed independently, again reading any 128 B chunk any of the accesses.


Access to global memory goes through at least one level of cache. On older architectures, global memory accesses are by default only cached in L2 cache, with L1 cache utilized only for local memory access to speed up register spills. Special instructions can be used to cache data in L1 explicitly. For Compute Capabilities newer than 5.0, compiler can generate an instruction to load readonly data, such as the two input matrices in cross-correlation, and cache it in L1 cache. L1 cache, with cache line size of 128 B, is local to each SM and shares hardware with shared memory, described in the following section. L2 cache, with cache line size of 32 B, is still on-chip but is shared by all SMs. Each 128 B memory transfer is either served by a single L1 cache access or split into 4 32 B L2 cache accesses.

#### 2.3.4 Shared memory access

To achieve high bandwidth, shared memory is divided into 32 banks. The optimal access pattern the shared memory is designed for is for each thread of a warp to access a different bank. To enable this access pattern, successive 32bit words are mapped to successive shared memory banks. The simplest pattern is that the 32 threads of a warp access 32 consecutive 32bit items from an array in shared memory, as can be see in the left column of Figure 2.6. If multiple threads access different addresses mapping to the same bank, as can be seen in the middle column of the figure, their accesses are serialized, the throughput of shared memory being divided by the maximum number of different addresses accessed in any of the banks. This is called a bank conflict. Access to the same address by multiple threads does not lead to a bank conflict, instead leading to a broadcast of the value between the threads.

#### 2.3.5 General recommendations

We can summarize the information in previous subsections into few simple rules [5]:






Figure 2.5: Global memory access [5].

- 1. Maximize parallel execution to achieve maximum utilization;
- 2. Optimize memory usage to achieve maximum memory throughput;
- 3. Optimize instruction usage to achieve maximum instruction throughput.

To maximize parallel execution, ensure that the workload is distributed between large enough number of threads, where each thread requires low enough number of registers and each thread block requires small enough part of shared memory so that enough thread blocks fit onto an SM.

To optimize memory usage, minimize transfers from lower bandwidth memory by reusing data in hardware cache or manually move data to shared memory. When accessing global memory, utilize coalesced accesses to minimize unnecessary data transferred. When accessing shared memory, minimize bank conflicts.

To optimize instruction usage, minimize the use of low throughput instructions such as sinus, cosinus or inverse square root. When working with floating point numbers, use 32 bit numbers if precision is not crucial. Minimize thread divergence to ensure all threads in a warp execute useful instructions.




Figure 2.6: Shared memory access patterns [5].

## 3. Implementation

In this chapter, we first give a high level overview of the possibilities for parallelization and data reuse in the implementation of definition-based cross-correlation algorithm, introduced in section 1.1. We then describe a basic implementation of the definition-based algorithm with all its problems. Next, we try to mitigate the problems of the basic implementation by introducing a simple implementation based on Warp Shuffle instructions. We continue with several optimizations of this implementation. Lastly we implement a solution to the problem of low occupancy for small inputs and go through some additional possibilities for optimization of this solution.

The definition-based algorithm has several properties which allow for parallelization, optimization through data reuse and distribution of work. Figure 3.1 depicts the output matrix with corresponding relative shift of the two input matrices, which defines the computed overlap. As described in Section 1.3, each element of the output matrix can be computed independently in parallel.




Figure 3.1: Result matrix with corresponding relative shifts.

Each overlap defines a unique set of element pairs which are to be multiplied. Each of these pairs of overlapping elements belongs to exactly one overlap of the two matrices.

#### 3.1 Parallelization

In this section, we first highlight the independent parallel tasks present in the definition-based cross-correlation algorithm.

#### 3.1.1 Two matrices

When we focus on the computation of cross-correlation between two matrices, called *one-to-one* in the rest of the thesis, we can reformulate the definition-based algorithm as a problem with two levels of independent parallel tasks, as shown in Figure 3.2. The top level represents the single output matrix, which with only two input matrices represents the result of the whole computation. The second level of tasks, represented by orange boxes, contains one box for each relative shift of the two input matrices, or in other words each orange box corresponding to a single element of the output matrix. Each shift defines an overlap of the two input matrices, which in turn defines a set of independent subtasks, each subtask representing an overlapping pair of elements of the two input matrices. In Figure 3.2, the subtasks representing pairs of overlapping elements are represented by yellow boxes. Every such subtask belongs to exactly one second level task, creating a tree structure. The set of subtasks which are children of the same orange box defines a submatrix in both input matrices, as shown in Figure 3.1.

When we look at the operations, every yellow box represents a single multiplication and every orange box represents a sum of the results of all of its children.




Figure 3.2: Tasks hierarchy in definition-based one-to-one cross-correlation.

The goal is to distribute the tasks between workers in such a way that we maximize parallelism, maximize data reuse and minimize the need for communication and synchronization between workers.

#### 3.1.2 Many matrices

With more than two matrices, we add additional tasks to the top level of the task hierarchy shown in Figure 3.2, creating a forest of trees. As described in Section 1.3.2, there are several forms of cross-correlation between multiple matrices. For us, the most important of these are:

- 1. one-to-many (Figure 3.3b),
- 2. n-to-mn (Figure 3.3c),
- 3. n-to-m (Figure 3.3d).




Figure 3.3: Forms of cross-correlation.

The *one-to-many* type together with the *one-to-one* type, shown in Figures 3.3b and 3.3a respectively, are subtypes of the *n-to-mn* type and *n-to-m*, as implementations of both of these general types can be used to compute the two simpler types. We separate the *one-to-one* and *one-to-many* types as they offer a greater possibility for caching the single left input matrix.

All of the described types can be partitioned into many one-to-one cross-correlations, as shown in Figure 3.4. For both n-to-mn and n-to-m types, the number of green top level tasks, corresponding to the number of result matrices, is equal to n\*m. To reiterate, the difference between the n-to-mn and n-to-m types is that in the n-to-mn type, each of the n left input matrices is cross-correlated with a different set of m right input matrices, whereas in the n-to-m type, all n left input matrices are cross-correlated with the same m right input matrices. Based on this, the n-to-m type allows for greater data reuse, as each right input matrix is used multiple times compared to being used just once in the n-to-mn type.




Figure 3.4: Task hierarchy of types with many matrices.

As in the case of *one-to-one* type, the meaning of the boxes is as follows:

• Each green box represents a pair of input matrices, or equivalently a single output matrix;

- Each orange box represents an element in the output matrix, or equivalently a relative shift of the two input matrices;
- Each yellow box represents a pair of overlapping elements from the two input matrices.

All boxes on a given level can be processed completely independently. Results of the orange boxes have to be written into the output matrix represented by their green box parent. Each orange box represents a different element of the parent matrix, which allows the writes corresponding to different orange box tasks to be executed without any collisions. All results of the yellow box children of an orange box have to be summed together.

As the number of tasks cannot be reduced, the only directions for optimization are parallelization and data reuse. Even through tasks can be processed independently and in parallel, many tasks can share and reuse data from other tasks. For example, orange boxes from different subtrees representing the same shift between input matrices and sharing the same left input matrix can be computed by reusing the data from the left matrix. Relationships such as this can be used to group tasks into **jobs** for workers to reuse data or pass data to other neighboring workers to reduce the required memory throughput and keep data closer to the execution units.

#### 3.2 Data reuse

To fully utilize the GPU hardware, we cannot rely on parallelization alone, but must keep the data as close as possible to the execution units for fast access. To achieve this goal, we have to group tasks defined in the previous section 3.1 into cooperating groups, mostly for sharing input data. We call these groups **jobs**.

The two basic levels on which tasks are grouped into jobs in our implementations are:

- overlap,
- row group or column group.


The following subsections describe groupings based on each of these units.

#### 3.2.1 Overlap

With the basic job size of single *overlap*, each job contains a single element in the output matrix. This corresponds to a single orange box in the task hierarchy in Figure 3.4. The job then represents all tasks in the subtree with the assigned orange box as its root.

With multimat overlap job size, multiple overlaps (orange boxes) from different output matrices (green boxes) are grouped into a single job. To enable data reuse, overlaps representing the same shift between different matrices are grouped, as shown in Figure 3.5. There are two versions of this optimization:

• multimat-right, designed for *n-to-mn* computation type, where job contains overlaps with the same shift between single left input matrix and multiple right input matrices, shown in Figure 3.5a;



(a) Grouping in n-to-mn type.

Figure 3.5: Grouping of overlaps into jobs.

multimat-both, designed for n-to-m computation type, where job contains overlaps with the same shift between multiple left input matrices and multiple right matrices, shown in Figure 3.5b.

Another way to reuse data is to compute multiple overlaps which are close to each other in a single output matrix. Their proximity in the output matrix corresponds to the shifts of the input matrices being very similar, which in turn means that most of the input data is shared between the overlaps, as shown in Figure 3.6. This grouping is also shown in Figure 3.5. Our implementation groups overlaps from multiple consecutive rows of a single column of the output matrix into a single job. The reasons for this grouping choice are further expanded in Section 3.4.5.

The multimat and multirow optimizations can be combined as shown in Figure 3.5.




Figure 3.6: Input data shared between neighboring overlaps.

#### 3.2.2Row group and Column group

With overlaps as the tasks grouped into jobs, load balancing becomes a problem. The amount of work required by each job may differ massively, as illustrated by the two tasks shown by the two overlaps in Figure 3.7. This leads to problems with occupancy once jobs with small amount of work are finished.

We implement an alternative where instead of grouping overlaps into jobs, we go one step lower in the task hierarchy and group the individual tasks representing multiplication of one overlapping pair of input elements (yellow box) into jobs. This change results in the computation of a single overlap being split into several smaller jobs, improving load balancing between jobs while also increasing parallelism. One problem of this change is the required final reduce operation to consolidate the results of all jobs computing parts of the same overlap.

To enable additional optimizations described in the following sections of this chapter, we choose to group the yellow box tasks into jobs by whole rows of the overlap, with the maximum number of rows making up a job configurable through algorithm argument. This grouping is illustrated in Figure 3.7, where  $Max\ job\ rows$  is the argument of the algorithm. Each overlap with r overlapping rows of the two input matrices is split into  $\lceil \frac{r}{max\_job\_rows} \rceil$  jobs, with each job containing at most  $max\_job\_rows$  consecutive rows. With this distribution, each job represents a submatrix of the overlap with the same number of columns as the original overlap. This also means that all overlaps with the same number of rows will be split into the same number of jobs.

For data reuse, one important observation is that jobs from the same overlap do not share any input data, but jobs with the same ID from neighboring overlaps in the same row of the output matrix, i.e. with the same number of rows in the overlap, will share most of the input data, as shown in Figure 3.8.




Figure 3.7: Grouping of rows of tasks into jobs.




Figure 3.8: Data shared between jobs with the same ID from neighboring overlaps.

For some optimizations, it is better to group tasks by columns instead of rows. From the data reuse point of view, it is symmetrical to the grouping by rows. Again, column groups from the same shift do not share any input data, but column groups with the same ID from two neighboring overlaps in the same column of the output matrix share most of their input data.

The *multimat* optimization introduced in Section 3.2.1 can also be used with both row group and column group task grouping. The *multimrow* optimization is unfortunately incompatible with both row group and column group task grouping.

#### 3.2.3 Workers

Jobs defined in the previous section are assigned to one level of the CUDA thread group hierarchy, described in Section 2.2.2. The CUDA thread hierarchy contains the following groups of threads:

- 1. thread,
- 2. warp,
- 3. thread block,
- 4. grid.

We call each member from the chosen thread hierarchy level, i.e. the thread, warp, thread block, or grid, a **worker**. Each worker is assigned at most one job, but due to the fixed warp size and limited size of thread blocks, we might need to start more workers than jobs and later stop the redundant workers. Based on the choice of worker size, we can utilize smaller groups in the hierarchy to compute tasks of the assigned job, and primitives provided by larger groups to exchange input data or combine results with other workers.

#### 3.2.4 List of implementations

The different implementations of the definition-based cross-correlation utilize different job sizes, worker types and different ways of assigning jobs to workers. The chosen parameters then lead to different ways of cooperation, communication, synchronization, work distribution and load balancing. Following is the list of algorithms implemented in this thesis with their choice of job size and worker type. Each algorithm is described in more detail in the following sections of this chapter.

Algorithm	Job size	Worker type	
Basic	overlap	thread	
	overlap		
	multimat overlap	thread	
Warp shuffle	multirow overlap		
warp snume	multimat multirow overlap		
	row group		
	multimat row group		
Warp per shift	overlap	wern	
warp per sime	row group	warp	
Warp per shift	overlap		
with shared	column group	warp	
memory	multimat column group		
Block per shift	overlap	thread block	

Algorithms with multiple job sizes are provided in multiple implementations, each implementing different optimization for data reuse.

#### 3.3 Basic algorithm

A basic implementation of definition based cross-correlation of two input matrices, in our naming scheme corresponding to the *one-to-one* type, utilizes two dimensional grid of two dimensional thread blocks to start one thread for each element of the output matrix. The overlap to be computed by given thread is derived from the position of the output matrix element, as shown in Figure 3.9. The thread then iterates over the overlapping parts of the two input matrices, multiplying the overlapped elements and accumulating the result which is then written to the assigned output matrix element.




Figure 3.9: Examples of overlaps corresponding to output matrix elements.

This implementation allows for great amount of parallelism, as each element of the output matrix is computed independently. The disadvantages on the other hand are no data reuse, thread divergence, and a large difference between workloads assigned to each thread.

The problem with no data reuse is illustrate by Figure 3.10. The figure shows elements of the left input matrix (in blue) and right input matrix (in red) accessed by thread 0 and thread 1 in iterations 0 to 11. As memory accesses are done in units of 32 threads, also known as warp, when we extrapolate this example, the 32 values loaded from the left input matrix in global memory will contain 31 values read in the previous iteration by the threads of this warp. In other words, we are moving a window of 32 elements across each row of the left matrix 1 element per iteration and reading the window from global memory in each iteration. This problem is exacerbated with thread blocks with the x component of their size not multiple of warp size. In this situation, threads of a warp are assigned overlaps which differ in number of rows, and consequently in the rows of the input matrices

which are to be read in the given iteration. This means that threads of a single warp access two or more different rows of the left input matrix in each iteration, leading to non-coalesced loads.

In the right input matrix, all threads of the warp will read the same value from global memory in each iteration, resulting in 32 reads of the same block of global memory when reading 32bit values.

The exact pattern of reads from global memory differs based on the overlaps processed by the threads of the warp, but will always result in repeated reads of the same block of global memory.

The problem of thread divergence is also illustrated by Figure 3.10 with iterations 3, 7 and 11. The basic implementation of looping over a two dimensional matrix with two nested for loops results in thread 0 reading an element from each input matrix, computing multiplication and accumulating the result in these iterations, while thread 1 has no data to process on this row and its inner for loop being masked due to the range condition being false. While we show only two threads in Figure 3.10, the situation is much worse as 31 threads of the 32 threads of the warp will be masked and not doing anything in the last iteration. All threads of the warp will go through both for loops based on the size of the largest overlap in the given axis processed by any thread of the warp.

Last significant problem of the Basic algorithm, largely connected with the previous problem, is that overlaps differ in size. From overlaps containing one element from each input matrix to overlap of the whole input matrices, this difference in workload size means that some threads will finish rather quickly, while small number of threads computing the largest overlaps will take much longer. For example warps of threads assigned overlaps in the first or last row of the output matrix will only read a single row of each input matrix, and finish quickly, while warps assigned overlaps in the middle of the output matrix will read most elements of each input matrix and run for much longer. This results in problems with occupancy of the GPU.

Slight modification of this algorithm to allow for an n-to-mn computation is implemented by the original thesis Bali [1].




Figure 3.10: The iteration in which each input matrix element is accessed by two neighboring threads.

## 3.4 Warp shuffle algorithm

This section describes the implementation of definition-based cross-correlation utilizing Warp Shuffle instructions, which tries to fix the problems of the Basic algorithms described in the previous section. We first introduce a simple version of the implementation, later improving it step by step with optimizations evaluated in Section ??.

In the simplified implementation, Warp Shuffle instructions are utilized to shuffle data loaded from the left matrix and broadcast data loaded from the right matrix between threads in a warp. As shown in Section 3.2.4, each CUDA thread is assigned an overlap to compute the same way as in the Basic algorithm.

The main idea behind this algorithm can be illustrated by using Figure 3.10. The two threads computing overlaps with shifts [0, 1] and [1, 1] process elements of the two input matrices in the indicated iterations of a *for loop* in the code.

The element from the left matrix read by the thread processing shift [x, y] in iteration i is required by thread processing shift [x + 1, y] in iteration i + 1. This holds for any two neighboring shifts and maps exactly onto the Warp Shuffle Down function, described in Section 2.2.3. When looking at the right matrix in any given iteration, both shifts require the exact same element from the right matrix. This broadcast can be implemented using the general Warp Shuffle function with direct source lane indexing. Iterations 3, 7, and 11 are skipped by thread 1 to preserve this property.

To utilize these properties, threads of a single warp process 32 consecutive overlaps in a row of the output matrix, as shown in Figure 3.11. The x axis of thread block size is set to warp size for simplified grouping of threads into warps. The number of warps per thread block is configurable using a run-time algorithm argument. The grid size is set so that the output matrix is fully covered by threads. Any redundant threads do not write to the output matrix and during computations are handled by the bound checked reads described next.

The problem of iteration 3, 7 and 11 in Figure 3.10, in which thread 1 does not have any value to compute, can be solved in several ways. If we were programming for a CPU, we would give the two for loops implementing the two worker threads different bounds so that the second worker stops earlier. A more GPU friendly implementation needs to prevent thread divergence. This is achieved by executing the range check only once when loading the data from the left matrix into a register of the thread. If the thread is loading value outside the matrix, it loads 0 instead. This makes the result of the multiplication performed in each step 0 which is then added to the sum, effectively skipping the iteration while preventing thread divergence. This also handles any extra threads introduced due to the fixed size of thread block and overlap sizes not divisible by warp size.

## 3.4.1 Algorithm steps

The following description assumes warp size to be 32, as is the case for all currently existing Nvidia GPUs. To utilize coalesced loading from global memory, the buffer that is shuffled between threads of a warp, containing data from the left input matrix, is split into two parts of 32 items each, which together function as a single 64 item ring buffer. We call the parts top and bottom, where new data




Figure 3.11: Distribution of overlaps in a 7 by 59 output matrix between threads of thread blocks and warps.

is always loaded to the top part and then shuffled towards the bottom part, as shown in Figure 3.12. As described above, any out of bounds loads are range checked and load value 0 instead using the following code:

```
template<typename T>
__device__ T load_with_bounds_check(const T* source, int idx,
    size_t size) {
    return (idx >= 0 && idx < size) ? source[idx] : 0;
}</pre>
```

When loading a buffer, bound checked load shown above is used to load 32 consecutive values (or load the value 0 if out of bounds), storing one item per thread into a register. This is implemented by the following code:

```
T thread_left_bottom = load_with_bounds_check(
  left_row,
  warp_x_left + warp.thread_rank(),
  matrix_size.x
);
```

Each thread holds single value of thread\_left\_bottom. Same is done for thread\_left\_top, creating a 64 item ring buffer distributed between threads of a warp which is shuffled using the Warp Shuffle instructions as shown in Figure 3.12.




Figure 3.12: Shuffling of the left buffer.

For the data loaded from the right matrix, which we use for broadcasting, we require only a single value per thread, as in the 32 iterations of the innermost loop, we will broadcast only these 32 values, whereas we need 64 from the left matrix as the 32 values loaded into the top part will be shifted all the way to the bottom part.

The outer loops of the algorithm are illustrated by the following code:

```
// Compute bounds of the overlaps processed by warp
// Comput thread output position
T sum = 0;
/* for each overlapping row in the right input matrix */
for (size_t warp_y_right ... ) {
 // Corresponding row in the left input matrix
 int warp_y_left = warp_y_right + warp_min_shift.y;
 // First column in the left input matrix
 // corresponding to the first column in the right input matrix
 int warp_x_left = warp_x_right_start + warp_min_shift.x;
 // Preload 1 value to each thread from the input left matrix
 T thread_left_bottom = load_with_bounds_check(left_matrix, ...);
 for (size t warp x right ...; warp x right += warp.size()) {
   int warp x left = warp x right + warp min shift.x;
   T thread left top = load with bounds check(left matrix, ...);
   T thread_right = load_with_bounds_check(right_matrix, ...);
   /* Main loop shown below, with warp.size() iterations */
 }
}
if (/* thread output not out of bounds */) {
 out_matrix[output_offset] = sum;
}
```

The 32 threads of a warp are assigned 32 consecutive overlaps, where thread i computes overlap with shift  $[warp\_min\_shift.x+i, warp\_min\_shift.y]$ . Thread 31 (or possibly earlier thread if there are redundant threads in the warp) is then assigned shift  $[warp\_max\_shift.x, warp\_max\_shift.y]$ , which in a warp without redundant threads is equal to  $[warp\_min\_shift.x+31, warp\_max\_shift.y]$ , otherwise the x component is clamped to the maximum shift defined by the output matrix. The min and max shifts are then used to compute a submatrix of the right input matrix which contains elements required by any thread in the warp, shown in Figure 3.13. We call this the  $warp\ submatrix$ .

The two loops in the code above then iterate over this submatrix of the right input matrix, outer loop iterating over rows of the submatrix and the inner loop iterating in buffer load size steps over the columns of the submatrix. As described above, both buffers are loaded 32 items at the time to allow for coalesced loads.

The innermost loop, which we call the *main loop* in the code above, then does 32 (warp size) iterations illustrated by the following code:

```
for (size_t i = 0; i < warp.size(); ++i) {</pre>
```




Figure 3.13: Submatrix of input data used by any thread in the warp.

```
// Broadcast right buffer
auto right_val = warp.shfl(thread_right, i);
sum += thread_left_bottom * right_val;

// Shift left buffer
// General shuffle does module on source lane argument
// Thread 0 needs to connect the top buffer to the bottom buffer
thread_left_bottom = warp.shfl(
    warp.thread_rank() != 0 ? thread_left_bottom : thread_left_top,
    warp.thread_rank() + 1
);
thread_left_top = warp.shfl_down(thread_left_top, 1);
}
```

In iteration i we broadcast value stored in the part of the right buffer owned by thread i, which is then multiplied by each thread with the value from the bottom left buffer stored by given thread. We then shuffle the whole left buffer one step towards the index 0 of the bottom part of the buffer using two warp shuffle instructions. After the 32 steps, the top part of the left buffer is now in the bottom part of the left buffer and all the values from right buffer have been broadcast.

The next iteration of the middle loop then loads 32 values to the top part of the *left buffer* and 32 values to the *right buffer* which are then processed by the *main loop*. This is repeated until the whole row of the warp submatrix is processed, where we continue to next iteration of the outer loop and process the next row. This is repeated until the whole warp submatrix is processed.

#### 3.4.2 Work distribution

The work distribution optimization changes job size from a whole overlap used by the simplified implementation to a row group, as described in Section 3.2.2. Each job is still assigned to a single thread, with jobs of the same ID from 32 consecutive overlaps in a row of the output matrix assigned to threads of a single warp. This enables us to again compute the warp submatrix of the right input matrix containing elements used by all threads of the warp and reuse the core computation code of the simplified implementation described in the previous section without any change by just providing different bounds to the outer and middle for loops.

As there are multiple workers computing single element of the output matrix, we need to sum all their results together. Because it is only a single write of a single value per worker, utilizing the *atomicAdd* operation on the output matrix in global memory is sufficient. It also allows us greater freedom of assigning tasks to workers across the whole grid compared to grouping workers for the given overlap into a thread block, which would be required to utilize shared memory for communication. The maximum number of rows in a task is provided as a runtime argument to the algorithm, and influences the number of workers created.

In the simplified algorithm, the output matrix was covered by a two dimensional grid of two dimensional thread blocks. The x component of the thread block size was set to warp size for easier implementation of the data shuffling, and y component (number of warps per thread block) set using a run-time argument. With work distribution, we leave the block size the same, i.e. x component fixed to warp size and y component configurable by run-time argument, but instead of the grid just covering the output matrix, it is extended in the y axis to start at least as many workers as there are jobs. We call the y axis rank (threadIdx.y + blockIdx.y \* blockDim.y) of each thread the **worker ID**. The use of the x axis rank of the thread is unchanged from the simplified implementation. We use the combination of the x axis of the rank and worker ID to assign an overlap, i.e. an element of the output matrix, to the worker. We further use worker ID to assign a job ID within the assigned overlap to the worker. Thanks to the unchanged use of the x axis rank, all threads of a warp will be mapped to 32 consecutive overlaps in a row of the output matrix same as in the simplified algorithm, but also to the same job ID as they all share the same y axis rank.


We provide several algorithms to derive the number of workers started for given total number of jobs and the mapping from worker ID to the overlap and the job ID. The provided algorithms are:

- None,
- Rectangle,
- Triangle.

The algorithms are illustrated in Figure 3.14. The purple boxes represent number of jobs for each overlap in the given row of the output matrix. As row groups are made up of rows and all overlaps in a given row of the output matrix have the same number of rows, they will also have the same number of jobs.

#### None distribution

The *None* distribution behaves exactly the same as simplified implementation introduced in Section 3.4.1, keeping the job size at overlap. Grid covers the whole output matrix only once and the worker ID is used to assign the row of the output matrix, as is done in the simplified implementation. This distribution is provided mainly to measure the overhead of the code changes required to implement work distribution.



(b) Mapping with maximum of 2 rows per job.

Figure 3.14: Mapping of a column of workers onto a column of the output matrix.

#### Rectangle distribution

The Rectangle distribution computes m, the maximum number of jobs any overlap will be split into. This is always the number of jobs the overlaps with the y of their shift equal to 0, for which all rows of both input matrices overlap. The output matrix is then covered by the grid m times, mapping m workers to each overlap so that they can be assigned the at most m jobs each overlap will be split into. To get the output matrix row from  $worker\ ID$ , we compute  $\lfloor \frac{worker\ ID}{output\ matrix\ size\ y} \rfloor$ . Job ID is then computed as  $worker\ ID$  modulo  $output\ matrix\ size\ y$ . The redundant workers are stopped immediately after the work assignment step. As whole warps share the same  $worker\ ID$ , either a whole warp will be assigned work or stopped, leading to no thread divergence.

#### Triangle distribution

The *Triangle* distribution extends the grid to contain the exact number of rows of thread blocks required. Due to the user configured number of warps per thread block, there will most often still be some redundant workers, but always less than

one row of thread blocks worth of workers.

The disadvantage of this distribution is the complex computation required to assign overlaps and job IDs to workers. This computation includes many multiplications, divisions and most importantly a low throughput square root instruction. For small job sizes the overhead of triangle distribution may be greater than any gains provided by better load balancing and increased occupancy.

To map worker ID to output matrix row and job ID, we use the following formula, which computes the worker ID i of the worker at the start of the row x of the triangle, shown in Figure 3.14a (where the triangle is rotated 90 degrees clockwise):

$$r * x^{2} - (3r - t) * x + (2r - t) = i$$
(3.1)

where r is the algorithm argument maximum number of rows per worker, t is the number of workers on the top row of the triangle, x is workers row in the triangle, corresponding to worker rank, and i is worker ID. To simplify the equation, we use one-based indexing. For example in Figure 3.14a, we have t=1 and t=1, which results in the following values:

Row	1	2	3	4
Worker ID	0	1	4	9

For Figure 3.14b, we have t=3 and r=2 which results in the following values:

Row	1	2
Worker ID	0	3

Solved for x, we get the following formula:

$$x = \left\lfloor \frac{(3r-t) + \sqrt{(3r-t)^2 - 4r(2r-t-i)}}{2r} \right\rfloor$$
 (3.2)

which is the positive solution of the quadratic equation rounded down. For any worker ID on the row x, this formula will return row x when given the worker ID as i.

To compute the variable t, the number of items on the top row of the triangle, we use the following equation:

$$t = output\_matrix\_size.y \mod (2 * r) \tag{3.3}$$

Lastly to compute the height of the triangle h, i.e. the number of rows of the triangle, we use the following equation:

$$h = \lceil \frac{output\_matrix\_size.y}{2 * r} \rceil \tag{3.4}$$

To map the worker ID i to row of the output matrix and job ID in the corresponding overlap, we first compute the triangle row x of the worker using equation 3.2. We then compute the output matrix row assigned to the first worker on row x as  $first\_out\_row = r * (h - x)$ . We also compute the worker ID of the first worker on row x using equation 3.1 and call it  $first\_id$ . The output matrix

row assigned to worker i is then computed as  $first\_out\_row + (i - first\_id)$ . Job ID is then equal to h - x, i.e. the row counted from the bottom of the triangle.

As with the rectangle distribution, worker ID is derived only from the y component of thread rank, so all threads in a given row of the whole grid have the same worker ID, which also means that all threads of each warp have the same worker ID. This again enables us to stop any redundant worker right after job assignments, as only whole warps may be redundant.

#### 3.4.3 Local array optimization

The following optimizations heavily rely on the ability of the CUDA compiler to place arrays such as the following into registers:


```
template<size_t LENGTH>
  __device__ void foo(...) {
    ...
float bar[LENGTH];
for (size_t i = 0; i < LENGTH; ++i) {
    bar[i] = some_function(...);
}
    ...
}</pre>
```

If an array is small and only accessed using static indexing, where all indices are known constants at compile time, the CUDA compiler places all elements of the array into registers. The array can also be accessed in small for loops with known compile time bounds, which are unrolled by the compiler and again result in static indexing. If for any access the index cannot be computed during compile time, the whole array is placed into Local memory, described in Section 2.2.5. Local memory is part of the device memory, and as such is the slowest memory accessible from device code. Local memory access also utilizes the same pipeline as warp shuffle instructions, competing for the throughput of this pipeline.

## 3.4.4 Utilizing multiple right matrices

Another problem of the simplified implementation not solved by work distribution described in Section 3.4.2, is the ratio of warp shuffle instructions to arithmetic instructions. In the simplified algorithm, for each multiplication and addition represented by a single yellow box, we must execute three warp shuffle instructions. This makes warp shuffle instructions the bottleneck in the simplified implementation, as shown in Figure  $\ref{fig:problem}$ . The warp shuffle instructions (SHFL) dominate the executed instruction mix, which results in  $\ref{fig:problem}$  utilization of the  $\ref{LSU}$  pipeline implementing the shuffle instructions, as shown in Figures  $\ref{fig:problem}$ . Compare this to the fused multiply-add instructions (FFMA) implementing the multiplication and addition, which are executed by the  $\ref{fig:problem}$  pipeline with less than  $\ref{fig:problem}$  utilization for the simplified algorithm.

There are several ways to improve the ratio of SHFL instructions to FFMA instructions. The one with simplest changes to the code of the simplified implementation is to utilize the *one-to-many* type of computation, and let each worker






Figure 3.15: Comparison of *one-to-many* simplified algorithm with the multiple right matrix optimization.

compute cross-correlation between one left matrix and many right matrices at once, as described in section 3.2.1 under the name multimat. We call this exact implementation usable for one-to-many and m-to-mn types the  $multimat\_right$  optimization, as each job contains multiple overlaps of a single left matrix with multiple right matrices. The obvious advantage is data reuse, as the data from the left matrix is used to compute multiple results. The main advantage is that each additional right matrix only adds a single SHFL instruction, while also adding one FFMA instruction. The ratio of SHFL to FFMA instructions can then be expressed as 2+r:r, where r is the number of overlaps (from r right matrices) computed by each worker, which for any value greater than 1 is much improved from the 3:1 ratio of the simplified warp shuffle algorithm.

The code changes required to implement this are very straight forward. As each job contains the same overlap between one left matrix and multiple right matrices, the three for loops and their bounds described in Section 3.4.1 are left unchanged. The main difference is that the *sum* and the *thread\_right* variables in each thread are changed into arrays, utilizing the CUDA local array optimization described in Section 3.4.3, as shown in the following snippet:

```
template < size_t NUM_RIGHTS, typename T>
__device__ void warp_shuffle_multimat_right_impl(...) {
    ...
    T sum[NUM_RIGHTS];
    for (size_t r = 0; r < NUM_RIGHTS; ++r) {
        sum[r] = 0;
    }</pre>
```

```
T thread_right[NUM_RIGHTS];
for (size_t r = 0; r < NUM_RIGHTS; ++r) {
   thread_right[r] = load_with_bounds_check(...);
}
...
for (dsize_t r = 0; r < NUM_RIGHTS; ++r) {
   // Broadcast right buffer
   auto right_val = warp.shfl(thread_right[r], i);
   sum[r] += thread_left_bottom * right_val;
}</pre>
```

We introduce the term *matrix group*, describing the right input matrices from which overlaps are grouped into a single job. As the size of the matrix group must be known at compile time to utilize the CUDA local array optimization, we need to replicate the *device* function implementing the algorithm for each supported matrix group size. This introduces a trade-off between compilation time and generated code size on one hand and possible gains during run-time on the other. The actual matrix group size used during run-time is specified as run-time argument for the algorithm, which then chooses the correct implementation. If the number of matrices is not divisible by the matrix group size, the last few matrices will form a smaller matrix group which will choose the implementation based on its size. The maximum supported matrix group size is configurable during compile-time.

As with the simplified algorithm, thread block size is fixed to warp size in the x axis and configurable by a run-time argument in the y axis. The grid is then extended, this time in the x axis (to allow simple combination with work distribution) to cover one output matrix from each matrix group. For each of these output matrices, there might be redundant workers due to the fixed size of thread block. These workers are handled the same way as in the simplified algorithm, by not writing to any output matrix or being stopped immediately if whole warp is redundant. Due to the x component of the thread block size set to warp size, there will not be a redundant warp due to grid extension, but there may still be redundant warps due to the fixed thread block size in the y axis as in the simplified implementation.

Thanks to separately covering each output matrix, all threads of each thread block are always assigned overlaps from the same matrix group, which allows for reuse of much of the simplified algorithm code.

The effects of this optimization shown in Figure 3.15, which compares the simplified algorithm against the optimized algorithm using 8 right matrices (default maximum group size due to compile times) per worker on input of size 256x256 with 1 left matrix and 16 right matrices, which are enough to saturate the RTX 2060 used for profiling. As we can see, the LSU pipeline is still a bottleneck even for the optimized algorithm, but the utilization of the FMA pipeline, which does the useful part of the computation, has increased from 9% to 20%. The most visible change is in the mix of the executed instructions, where we see a very noticeable improvement in the ratio of shuffle instructions (SHFL) to the floating point fused multiply-add instructions (FFMA). As expected, the ratio improves

from 3:1 to 10:8. The small improvement in the LSU pipeline utilization can be explained by the comparatively low throughput of the SHFL instructions compared to the FFMA instructions. This is exacerbated by our use of Compute Capability 7.5 card for profiling, which has half the warp shuffle throughput of all other Compute Capabilities.

#### 3.4.5 Multiple rows from the right matrix

Another way to improve the instruction ratio is to process multiple overlaps from the same output matrix, which can be used even for the *one-to-one* type of computation. We call this the *multirow\_right* optimization based on how rows of the input matrices are loaded and processed. With this optimization, multiple consecutive overlaps from multiple rows of a single column of the output matrix are grouped into a single job. This is illustrated in Figure 3.16, where we see two different jobs, each containing 4 overlaps, i.e. *job\_size* is 4.




Figure 3.16: Overlaps grouped into two different jobs by the *multirow\_right* algorithm with 4 overlaps per job.

The core of the implementation is similar to the simplified algorithm. We compute the warp submatrix of the right input matrix containing all elements used by any of the overlaps in jobs assigned to the threads in the given warp. We then iterate over this submatrix, computing all *job\_size* overlaps in a single pass. This reduces parallelism, as simplified algorithm would have split these overlaps into different jobs and computed them in parallel, but allows for data reuse, which is advantageous when the GPU is already saturated.

As each overlap in a given job has different shift in the y axis, each overlap will contain different number of rows as shown in Figure 3.16, but thanks to the column-wise grouping of overlaps, corresponding overlaps in each job assigned to threads of a single warp will contain the same group of rows. This again allows us to reuse much of the simplified implementation code, which expects a warp to process overlaps with the same number of rows.

Due to the different shifts of the overlaps in the y axis, first 0 to  $job\_size-1$  and last 0 to  $job\_size-1$  rows of the warp submatrix may not be used for all  $job\_size$  overlaps. Because of this, we must separate first few and last few iterations of the outer loop over rows of the warp submatrix into what we call Init and Finish iterations, illustrated in Figure 3.17. Overlaps in each job will

always result in exactly  $job\_size - 1$  steps split between Init and Finish steps depending on the exact overlap grouping.

Jobs containing overlaps with positive y axis shift, as shown in Figure 3.17a, require Init steps. Jobs containing overlaps with negative y axis shift, as show in Figure 3.17b, require Finish steps. Jobs spanning shift 0 on the y axis require both Init and Finish steps.


Code changes for this implementation start similarly to changes for *multi-mat\_right* from Section 3.4.4. We again change the *sum* and *thread\_right* variables into arrays, utilizing the Local array optimization described in Section 3.4.3. For this, we require that the number of overlaps grouped into a job, and consequently the number of rows loaded into the *thread\_right* buffer, be known at compile time.

The three loops, the outer over rows of the warp submatrix, the middle over columns of the submatrix and the core loop over threads of the warp are separated. The middle and core loops are moved into a separate device function named compute\_row\_group, as they need to be reused for the Init, Finish and Main loop parts with different number of overlaps in each. The compute\_row\_group is one of the functions that needs to be generated for each allowed value of job\_size, as that determines the maximum number of overlaps grouped into a job, which corresponds to the maximum number of rows processed in a single iteration, be it Init, Finish or Main loop iteration.


As described above, the outer loop is split into the three parts. There are always  $job\_size-1$  Init calls generated before the Main loop, where each Init call checks if the job assigned to the current thread contains overlaps with shifts requiring the given Init step. If required, Init step then calls  $compute\_row\_group$  with the required number of overlaps, as shown in Figure 3.17a with Init 1 calling  $compute\_row\_group$  for 1 overlap and Init 2 calling  $compute\_row\_group$  for 2 overlaps. Main loop then goes through the warp matrix row by row, calling  $compute\_row\_group$  each time on  $job\_size$  overlaps. Finish steps then again always check if they are required before potentially calling  $compute\_row\_group$  with the required number of overlaps.

One of the disadvantages of this algorithm is the repeated reading of right input matrix rows by each worker. As warp shuffle is already utilized for data reuse in the given row, there is no simple mechanism to reuse data between rows as we traverse the warp submatrix from top to bottom. With 3 overlaps grouped into a job, each row of the right input matrix processed by the main loop is read 3 times by the worker, once for each of the overlaps assigned to the worker. Each time, it is used with different left row. This can be improved by also utilizing multiple rows from the left input matrix, computing multiple iterations of the current main loop at once. This implementation, named multirow\_both as we read multiple rows in each iteration from both input matrices, is described in Section 3.5.3.

When profiling this optimization, as shown in Figure 3.18, we see similar improvements as with the previous  $multimat\_right$  optimization. We have to keep in mind that the  $multirow\_right$  algorithm improves the one-to-one type of computation, which cannot be improved by the previous optimization. These two optimizations can also be combined, which is described in Section 3.5.5. As before, the LSU pipeline remains a bottleneck, but the utilization of FMA pipeline is improved from 9% to 17%. With 4 overlaps per job, the ratio improves from



(a) Complete computation of the  $multirow\_right$  algorithm with  $job\_size~3$  for overlaps with shifts [1,1], [1,2], [1,3] showcasing Init steps.



(b) Complete computation of the  $multirow\_right$  algorithm with  $job\_size~3$  for overlaps with shifts [1, -3], [1, -2], [1, -1] showcasing Finish steps

Figure 3.17: Illustration of Init and Finish steps of the *multirow\_right* algorithm with overlaps processed in each step displayed above the step.

3:1 to 6:4 as expected from the 2+r:r theoretical ratio. As this optimization improves the *one-to-one* computation, it is more sensitive to occupancy reduction when workers process more than one overlap, mainly due to the smaller input size compared to the *one-to-many* computation.

## 3.5 Advanced warp shuffle optimizations

The optimizations of the warp shuffle algorithm described up to this point hint at further possibilities, such as using multiple left matrices and multiple rows from the left matrix in combination with the already described optimizations. This section first introduces the Local array optimization done by the *nvcc* compiler, on which our implementations heavily rely. Next we describe the problem with the *nvcc* compiler not performing the Local array optimization with our solution to this problem. We then utilize this solution to implement two further optimizations, which extend and are combined with the basic optimizations described in Section 3.4. Lastly we illustrate the effects of the Local array optimization on the implemented solutions.

## 3.5.1 Advanced optimizations and local arrays

When implementing the *multimat\_both* and *multirow\_both* optimizations, described in Sections 3.5.2 and 3.5.3 respectively, we encountered a problem with the *nvcc* compiler not optimizing the local arrays into registers.

Using profiling and by examining the SASS, we isolated the problem to the thread\_left\_bottom and thread\_left\_top arrays. We further isolated it to the following part of the code, which in its original form shared by the simplified, multi-mat\_right and multirow\_right implementations looks like this:




Figure 3.18: Comparison of one-to-one simplified algorithm with the  $multi-row\_right$  optimization.

```
thread_left_bottom = warp.shfl(
  warp.thread_rank() != 0 ? thread_left_bottom : thread_left_top,
  warp.thread_rank() + 1
);
thread_left_top = warp.shfl_down(thread_left_top, 1);
```

To process multiple values from a single or multiple left matrices, the code needs to be changed into the following:

```
#pragma unroll
for (dsize_t 1 = 0; 1 < NUM_LEFTS; ++1) {
   thread_left_bottom[1] = warp.shfl(
     warp.thread_rank() != 0 ? thread_left_bottom[1] :
        thread_left_top[1],
     warp.thread_rank() + 1
   );
   thread_left_top[1] = warp.shfl_down(thread_left_top[1], 1);
}</pre>
```

The *nvcc* compiler should be able to unroll this loop, and thanks to static indexing, the *thread\_left\_bottom* and *thread\_left\_top* local arrays should be optimized into registers. Unfortunately, as we can see in Figure 3.19, the compiler behaves as if dynamic indexing was used and pulls the arrays into local memory. Due to the closed source nature of the *nvcc* compiler, we can only speculate on the reasons why this version worked while the other versions did not. One possibility, based on the generated SASS instructions seen in Figure 3.19, is that the ternary operator is optimized into dynamic array indexing, which then prevents the local array optimization. As there is no visible branching in the unrolled loop, the

base address of either the *thread\_left\_bottom* or the *thread\_left\_top* is loaded into register R65, which is then reused in all loads, resulting in dynamic indexing.

```
LDL R0, [R63+0x4]

SHFL.IDX PT, R8, R0, R57, 0x1f

SHFL.DOWN PT, R0, R32, 0x1, 0x1f

STL [R62], R8

STL [R61], R0
```

Figure 3.19: The loop body SASS instructions with local memory access.

We experimented with several solutions, with the following version compiling into static indexing:

```
SEL R42, R52, R20, !P4
SHFL.IDX PT, R53, R48, R53, 0x1f
SHFL.DOWN PT, R52, R52, 0x1, 0x1f
```

Figure 3.20: The updated loop body SASS instructions with no local memory access.

As we can see in Figure 3.20, the body of the updated loop results in a single *SEL* instruction which selects the top or the bottom part of the buffer. This version of the loop is used by the advanced warp shuffle optimizations described in the following sections.

## 3.5.2 Multiple left matrices

A natural step following the use of multiple right matrices is to also utilize multiple left matrices. This can only be used in the n-to-m computation type, as the n-to-mn type and its subtypes correlate each left matrix with a different set of right matrices.

The changes to the code of the  $multimat\_right$  optimization are straight forward. We add additional template parameter  $NUM\_LEFTS$  to the implementing function and change both  $thread\_left\_bottom$  and  $thread\_left\_top$  from simple variables into local arrays, as was done for the  $thread\_right$  variable by the  $multimat\_right$  optimization. The number of shifts computed by each thread is also changed to  $NUM_LEFTS*NUM_RIGHTS$  from only  $NUM_RIGHTS$ .

This optimization improves the ratio of warp shuffle to fused multiply-add instructions to 2 \* l + r : l \* r, where l is the number of left matrices and r the number of right matrices utilized by each worker. This improvement is clearly visible in the executed instruction mix shown in Figure 3.21.

#### 3.5.3 Multiple rows from both matrices

When improving one-to-one computation using the multirow\_right optimization described in Section 3.4.5, which processes multiple rows from the same right matrix, we described a further improvement using multiple rows from the left matrix. This not only further improves the ratio of warp shuffle to fused multiply-add instructions, but also reduces the number of times every row from the right matrix is reread.

The initialization and finalization parts are left unchanged. The main difference is that the main loop now advances not by a single left row, but by the number of left rows given by the algorithm argument. We also need to add an additional stage between the main loop and finalization, where we utilize the original single step main loop to finish the leftover rows from the left matrix. This step is required when the number of left rows in the overlap is not divisible by the number of left rows processed in each iteration of the new multi-step main loop.

The algorithm parameters are changed from just the number of right rows to be processed by each thread to a pair of parameters, the number of left rows to process in each iteration of the main loop and the number of shifts to be processed by each thread. In the *multirow\_right* algorithm, the number of shifts per thread was equal to the number of right rows to be processed by each thread. For clarity, we now invert this relationship, explicitly providing number of shifts and deriving the number of right rows to be loaded from the number of shifts and the number of left rows.

In each iteration of the main loop, the left row 0 is processed with right rows  $[0, NUM\_SHIFTS-1]$ , left row 1 with right rows  $[1, NUM\_SHIFTS]$  and left row l with right rows  $[l, NUM\_SHIFTS-1+l]$ . As such, we load  $NUM\_SHIFTS+NUM\_EFT_ROWS-1$  right rows, so that we can process all the left rows simultaneously.

The ratio of warp shuffles to fused multiply-adds for this optimization is l + (s - 1 + l) : l \* s in the main loop, where l is the number of left rows processed by each iteration of the main loop and s is the number of shifts processed by each thread. The initialization, single step main loop and finalization share the original ratio of the  $multirow\_right$  implementation. This ratio is also apparent in Figure 3.22.

#### 3.5.4 Effects of local array optimization

In this section, we compare the *multimat\_both* and *multirow\_both* algorithms with and without the local array optimization, described in Section 3.4.3. The only difference between the versions is described in Section 3.5.1, with a change to the loop shuffling the buffers containing data from the left matrices.

We can clearly see the additional local memory store (STL) and load (LDL) instructions in the instruction mix in Figures 3.21 and 3.22. Apart from these, we can see that the number of remaining instructions is the same.




Figure 3.21: Instruction mix of the *multimat\_both* optimization with local memory.




Figure 3.22: Instruction mix of the *multirow\_both* optimization with local memory.

When comparing the runtime of each implementation, the difference is even more noticeable. As we can see in both Figure 3.23 and Figure 3.24, the speedup for smaller sizes is limited due to low occupancy, but is still present. Figure 3.23 shows that for matrices of size 64 by 64, the solution without local memory access is already 2 times faster. Figure 3.24 shows that there is slightly smaller improvement in the *multirow\_both* optimization compared to the *multimat\_both*. This is most likely caused by the initialization and finalization parts of the implementation, together with greater overall complexity of the optimization.

## 3.5.5 Combining the optimizations

We have implemented the following optimizations of the Warp Shuffle algorithm:

- work distribution,
- multiple right matrices per worker (multimat\_right),
- multiple rows from each right matrix per worker (multirow\_right),




Figure 3.23: Improvement of the *multimat\_both* optimization without Local memory access.

- multiple left matrices per worker (multimat\_both),
- multiple rows from each left matrix per main loop iteration per worker (multirow\_both).

As described in this section, the versions loading data from multiple left matrices or multiple rows of each left matrix are implemented as extensions to the *multimat\_right* and *multirow\_right* optimizations respectively.

All of the optimizations listed above can be combined with the following restrictions:

- 1. multirow optimizations cannot be combined with work distribution,
- 2.  $multimat\_left$  can only be used to optimize the  $n\_to\_m$  computation.

With the *multirow* optimization, each worker computes several different shifts of the input matrices, where each shift corresponds to a differently sized overlap. As our work distribution optimization is based on the size of the overlap, the current implementation cannot be reused. This is not a problem with the *multimat* optimizations, in which each thread computes the same shift from multiple matrices.

The  $n_{-}to_{-}m$  computation type is the only type where multiple left matrices share the same right matrix and as such can be reused in the computation.

With these restrictions in mind, we have implemented the following versions of the warp shuffle algorithm:

- multimat\_right,
- multimat\_right\_work\_distribution,
- multimat\_both\_work\_distribution,
- multirow\_right,




Figure 3.24: Improvement of the *multirow\_both* optimization without Local memory access.

- multirow\_right\_multimat\_right,
- multirow\_both,
- multirow\_both\_multimat\_right,
- multirow\_both\_multimat\_both.

## 3.6 Occupancy improvement

For small inputs, processing a single shift or even just several rows per thread may not utilize enough threads to saturate the whole GPU, leading to low occupancy. As described in Section 2.3.1, low occupancy prevents the GPU from hiding the high latency of each instruction, resulting in poor performance. To increase the number of threads started for smaller inputs, we increase the size of each worker from a single thread to a whole warp or even a whole thread block. This increase in number of threads in combination with the small size of inputs leads to a need of balancing the overhead of each thread, such as bound computations, scheduling etc., with the reduced workload. For each implementation, there exists an input size for which the overhead results in pure CPU based implementation overtaking the GPU implementation. This bound is specific to each system, as it is based on the relative power of the CPU and GPU, together with the interconnection between GPU and CPU for data transfer. This topic is further explored in Section ??.

In this section, we first introduce a simplified implementation of an algorithm utilizing whole warps as workers. We then go through several improvements of this algorithm by using shared memory and further improving occupancy by increasing the number of tasks. Lastly we implement an algorithm utilizing whole thread blocks as workers.

#### 3.6.1 Warp per shift

Basic implementation of the Warp per shift algorithm is very simple compared to the warp shuffle-based algorithm described in Section 3.4. Using the CUDA Cooperative Groups API, we determine the distribution of threads into warps and utilize whole warps as workers for this algorithm. For the basic version, we again make each element of the output matrix (which corresponds to a single shift of the two input matrices) a task.

Each thread individually computes the bounds of the submatrix assigned to its warp. The main loop goes through the pairs of overlapping elements in warp sized steps, as shown in Figure 3.25. As we can see, the main loop is iterated  $warp_size$  less times than if the shift was processed by a single thread. We can also see that this type of indexing minimizes thread divergence but may lead to uncoalesced global memory access. Another possible disadvantage of this implementation is a division and modulo instruction in each loop iteration, which is used to determine the position in the overlapping submatrix to be computed by the current thread.

The sums computed by each thread of the warp are then combined and the final result written by a single thread to the output matrix. We utilize the cooperative\_groups::reduce function, which may even be hardware accelerated if running on the newest Ampere GPUs, to combine the results of threads in a warp.






Figure 3.25: Item assignment with basic indexing (with warp size 4).

## 3.6.2 Simplified indexing

There were two problems highlighted in the previous section, the uncoalesced global memory access and the low throughput division instruction in the main loop. A way to fix these problems is to change the assignment between items and threads. In Figure 3.26, we can see a comparison of the basic indexing, described in the previous section, and the new *simplified* indexing. Each row is processed independently and fully before continuing with the processing of the next row. This assures coalesced access to the global memory, but leads to thread divergence if the row size of the overlapping submatrix is not a multiple of warp size, as is the case in Figure 3.26.

Thread divergence is the major problem of this implementation. Based on our profiling, the simplified indexing leads to an average of only 15.31 of the 32 threads executing the instruction and not being predicated (masked by a predicate). With basic indexing on the same hardware, this average improves to 26.85, which is almost twice the work done per instruction. The main reason for





#### Simplified indexing





Figure 3.26: Comparison of basic and simplified indexing (with warp size 4).

this difference is shown in Figure 3.27. This figure shows the worst case scenario, where simplified indexing leads to the rows being processed sequentially, whereas basic indexing executes this in a single iteration. Overlaps such as this make up a sizable part of every computation. Because of this, simplified indexing does not improve execution times.

#### Basic indexing



#### Simplified indexing



Figure 3.27: Thread divergence with simplified indexing.

Even though simplified indexing should theoretically lead to better global memory access coalescing, the opposite seems to be the case as illustrated by Figure 3.28. This may be highly dependent on Compute Capability of the underlying hardware, but on CC 7.5 of RTX 2060, we observe a 47% increase in the

number of global memory requests when using simplified indexing. This corresponds to high LSU pipeline usage of 88% visible in Figure 3.29, which becomes a bottleneck. The profiling was done on input matrices of size 64 by 64 containing 32bit floating point numbers. In these matrices, each row is 256B in size. In many shifts, the last item of each row will be less than 128B (L1 cache line size) from the first item in the next row. This leads to coalescing of the global memory read with basic indexing but results in 2 separate accesses with simplified indexing. This explains the 47% difference in global memory requests.

Another visible difference in Figure 3.28 is the increase in number of instructions across the board, most visible with branching (BRA) and barrier synchronization (BSYNC) instructions. This is caused by the increase in number of loops each warp has to go through to process the same data. Even with the increase in number of instructions, the ALU and FMA pipelines are less utilized than with basic indexing. This is caused by warps waiting for warp recombination on the barrier synchronization points and loads from global memory.




Figure 3.28: Comparison of the instruction mix executed by basic and simplified indexing.




Figure 3.29: Comparison of pipeline utilization of the basic and simplified indexing.

The effects of different pipeline utilization can also be seen in Figure 3.30. Warps of basic indexing algorithm are mostly stalled due to not being selected, i.e. there are multiple eligible warps and only one of them can be issued. This indicates that there may be too many warps for the size of the GPU. As these

benchmarks were run on a RTX 2060 mobile, which is a rather small GPU, this was to be expected. The other main reason of warp stall is Stall Math Pipe Throttle, which is caused by the high utilization of ALU and FMA pipelines. These pipelines are responsible for computing the indices and the actual results of cross-correlation, which represent the useful work done by the GPU.

Simple indexing warps on the other hand are more often stalled on the Stall Wait, which represents warps waiting for a fixed latency execution dependency, i.e. a data dependency between two instructions or an instruction dependency on predicate computation. We can also see noticeable increase in stalls due to access to global memory (Stall Long Scoreboard and Stall LG Throttle) together with stalls due to branching. This is consistent with the properties of simple indexing described above.




Figure 3.30: Comparison of warp stall reasons between the basic and simplified indexing.

## 3.6.3 Shared memory

This optimalization takes inspiration from the warp shuffle algorithm and its multirow optimalization. Instead of sharing input values by shifting and broadcasting across threads of a warp, we load input values into shared memory and reuse them by all warps of the thread block.

Warps of a given thread block compute consecutive shifts in the y axis, as shown in Figure 3.31. This allows us to prevent bank conflicts, which are a major problem when using shared memory. Figure 3.33 illustrates shared memory access if we were to assign shifts along the x axis, with warp size 4 and 4 banks of shared memory. As we can see, this leads to strided access, where warps access blocks of consecutive values with a stride between the blocks. This is guaranteed to cause up to 32 way bank conflicts, which would severely limit the shared memory throughput.

When assigning shifts along the y axis, all warps of a thread block compute the same shift in the x axis, which corresponds to the same row size of the overlapping submatrices, as shown in Figure 3.31. The only difference is the number of rows each overlapping submatrix contains. This leads to different starting and ending offsets for each of the warps, but allows us to utilize perfect




Figure 3.31: First two iterations with shifts assigned to warps along the y axis.

linear access to shared memory, leading to optimal throughput. Left input matrix is accessed independently from the right input matrix, so sharing banks between the matrices does not lead to bank conflicts.

When loading data to shared memory, all warps of a block cooperate together to load the union of submatrices of all warps into shared memory. The union is divided into column groups of size shared\_mem\_row\_size columns, where shared\_mem\_row\_size is a runtime algorithm argument. These column groups are processed sequentially. The column groups are shown in Figure 3.32. This is also a place for further parallelization similar to work distribution, where each column group can be processed independently and in parallel, which is described in Section 3.6.6.

As in the warp shuffle algorithm, the data from the left matrix is loaded into two buffers which serve as a ring buffer. We first preload the bottom part of the buffer before the start of the outer loop. We have to limit the range of rows preloaded into the bottom left buffer to those which overlap with the rows loaded into the right buffer in the first iteration. If we were to preload the whole bottom left buffer, as depicted in Figure 3.32, we would encounter a situation where data

loaded into the right buffer in the second iteration requires data preloaded into the bottom left buffer which are already overwritten.




Figure 3.32: Why shared memory preload without offset does not work.

The size of each buffer is  $shared\_mem\_row\_size * shared\_mem\_rows$ , where  $shared\_mem\_rows$  is another runtime algorithm parameter. This parameter has to be greater than or equal to the number of warps (and consequently computed shifts) per block.

The whole algorithm is described by the following pseudocode:

```
FOR each column group
preload bottom part of left buffer

FOR rows of overlap with step shared_mem_rows
load top part of left buffer
load right buffer

sync thread block

compute bottom left buffer with right buffer
```

```
compute top left buffer with right buffer

swap top and bottom left buffer

sync thread block

END FOR

END FOR
```

Computation of left buffer half with right buffer computes the range of rows loaded into the two buffers which overlap in the shift assigned to the current warp. This gives two continuous ranges of the same size, one in left buffer half and one in the right buffer. Corresponding elements have to be multiplied and the result added to intermediate sum kept by each thread. After we process the whole overlapping submatrix, the intermediate sums in each thread are collected using the reduce function provided by Cooperative Groups API and the output is written to the output matrix by the first thread of the warp.




Figure 3.33: Bank conflicts with shifts assigned to warps along the x axis.

Even with the throughput of shared memory, the load from shared memory LDS instructions become a bottleneck, as is apparent in Figure 3.34. The memory input/output stall is caused by the memory input/output queue being full. This queue handles special math instructions, dynamic branches and most importantly for us the shared memory access instructions.




Figure 3.34: Memory input/output (MIO) stall caused by excessive shared memory access.

#### 3.6.4 Loading data to shared memory

When loading data to shared memory, we have a choice between two different access patterns, shown in Figure 3.35:

- strided warps,
- continuous warps.




Figure 3.35: Difference between strided and continuous loading patterns.

With strided warps, warp w in iteration i reads items based on the following formula:

```
[i*block\_size + w*warp\_size, i*block\_size + (w+1)*warp\_size)
```

With continuous warps, the whole block of data which is to be loaded is divided into equal parts, one for each warp. Each warp then loads the single continuous part of the data. The advantage compared to strided loads is that this access pattern should better utilize caches, as each warp does sequential access. The disadvantage is mainly in the fact that each warp will load some part of the data, even if the data is small and could be loaded by a subset of warps strided loading was used. For our input sizes and data access patterns, strided loading seems to be faster.

#### 3.6.5 Shared memory with multiple right matrices

Similarly to warp shuffle algorithm, we can increase the ratio of arithmetic instructions to shared memory loads by computing the same shift between a single left matrix and multiple right matrices. By reusing the data loaded from left matrix with multiple right matrices, we not only increase the ratio of arithmetic instructions, but also reduce the total number of loads from global memory and shared memory due to the reuse of data from the left matrix for computation of shifts of multiple right matrices. The effects of this optimization are shown in Figures 3.36 and 3.37. The number of shared memory load instructions (LDS) and memory access index computations using the integer multiply-add (IMAD) is significantly reduced. Even with this reduction, the utilization of the LSU pipeline is still a bottleneck, most likely due to the reduced throughput of shared memory in the 7.5 Compute Capability we used for profiling. The higher utilization of FMA pipeline hints at better performance, which will be shown in Section ??.



Figure 3.36: The effects of multiple right matrices optimization on executed instructions.




Figure 3.37: The effects of multiple right matrices optimization on pipeline utilization.

## 3.6.6 Shared memory with single column group per block

As described in Section 3.6.3, each column group processed by the shared memory optimization can be computed independently. This optimization borrows from the rectangle work distribution from Section 3.4.2, first computing the maximum number of column groups per shifts m and then starting m workers for each shift.

We utilize the z dimension of the grid size to multiply the number of workers by m. Based on thread block z index, each warp computes its assigned column group

of the given shift. Redundant workers are stopped after this computation. The overlap bounds are computed to only include the assigned column group, after which the code from the original implementation with multiple column groups can be reused without any changes.

#### 3.6.7 Work distribution

As described in Section 3.4.2 with the warp shuffle algorithm, there are massive differences between work done by different workers in the basic algorithm. The implementation of this optimization is shared with the warp shuffle algorithm, only difference being the size of workers. We can choose from the triangle or rectangle distributions and set the maximum number of rows processed by a worker.

In our benchmarks using RTX 2060 GPU, this optimization was only beneficial for inputs smaller than 32 by 32, as shown in Figure 3.38. For larger inputs, the GPU is already saturated and with each warp processing a single shift, the workload per thread is already small enough that the work distribution does not bring much improvement. Additionally, without the use of shared memory described in Section 3.6.3, the added load onto global memory makes this implementation slower for larger inputs.

With larger GPUs, the boundary where the benefits of increased occupancy are diminished by added strain onto global memory is moved onto larger inputs, as is shown in Figure ??.




Figure 3.38: Difference between strided and continuous loading patterns.

## 3.6.8 Block per shift

Another step in increasing occupancy is to switch from warps as workers to whole thread blocks as workers. This can massively increase the number of threads started for given size of input, saturating the GPU even for smaller inputs. The implementation is rather simple. The block index directly maps to the position in the output matrix and consequently to the shift computed by given block. We then compute the bounds of the overlapping submatrix corresponding with the shift computed by the current block and iterate over the overlapping elements using block stride loop. We then utilize **reduce** function provided by Cooperative Groups API to sum results in each warp, which are then stored into shared memory and reduced again by warp 0. The final result is then stored in to the output matrix.

Based on our testing with RTX 2060, warps per shift with work distribution was enough to saturate the GPU even for smallest inputs. For inputs of size 32 by 32 or above, even work distribution was not required to saturate the GPU and the simplicity of the simplified algorithm and starts to take over, as shown in Figure 3.39.




Figure 3.39: Difference between strided and continuous loading patterns.

For larger GPUs, this implementation may be beneficial, but may also suffer from the low workload per thread, unbalanced workload between workers and no data reuse.

# 4. Results

## 4.1 FFT-based algorithm

## Conclusion

## Bibliography

- [1] Michal Bali. Employing gpu to process datafrom electron microscope. Master's thesis, Charles University, 2020.
- [2] M. A. Clark, P. C. La Plante, and L. J. Greenhill. Accelerating radio astronomy cross-correlation with graphics processing units. July 2011.
- [3] Konstantin Kapinchev, Adrian Bradu, Frederick Barnes, and Adrian Podoleanu. Gpu implementation of cross-correlation for image generation in real time. pages 1–6, Cairns, QLD, Australia, 2015. IEEE. ISBN 978-1-4673-8117-8. doi: 10.1109/ICSPCS.2015.7391783.
- [4] NVIDIA. Nvidia tesla v100 gpu architecture: The world's most advanced data center gpu. Technical report, NVIDIA, 2017.
- [5] Nvidia. CUDA C++ Programming Guide. https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html, 2022.
- [6] Sergi Ventosa, Martin Schimmel, and Eleonore Stutzmann. Towards the processing of large data volumes with phase cross-correlation. Seismological Research Letters, May 2019. doi: 10.1785/0220190022.
- [7] Chen Wang. Kernel learning for visual perception. PhD thesis, Technological University, Singapore, 2019.
- [8] Wikimedia Commons contributors. Visual comparison of convolution, cross-correlationand autocorrelation. https://commons.wikimedia.org/w/index.php?title=File:Comparison\_convolution\_correlation.svg&oldid=607616339, November 2021. URL https://commons.wikimedia.org/w/index.php?title=File:Comparison\_convolution\_correlation.svg&oldid=607616339.
- [9] Wikipedia contributors. Cross-correlation. https://en.wikipedia.org/w/index.php?title=Cross-correlation&oldid=1065983922, March 2022. URL https://en.wikipedia.org/w/index.php?title=Cross-correlation&oldid=1065983922.
- [10] Lingqi Zhang, Tianyi Wang, Zhenyu Jiang, Qian Kemao, Yiping Liu, Zejia Liu, Liqun Tang, and Shoubin Dong. High accuracy digital image correlation powered by gpu-based parallel computing. Optics and Lasers in Engineering, 69:7-12, 2015. ISSN 0143-8166. doi: https://doi.org/10.1016/j.optlaseng. 2015.01.012. URL https://www.sciencedirect.com/science/article/pii/S0143816615000135.

# A. Attachments

## A.1 First Attachment