

WirelessUSB™ LP 2.4 GHz Radio SoC

Features

- 2.4 GHz Direct Sequence Spread Spectrum (DSSS) radio transceiver
- Operates in the unlicensed worldwide Industrial, Scientific, and Medical (ISM) band (2.400 GHz to 2.483 GHz)
- 21 mA operating current (Transmit at -5 dBm)
- Transmit power up to +4 dBm
- Receive sensitivity up to -97 dBm
- Sleep Current less than 1 µA
- DSSS data rates up to 250 kbps, GFSK data rate of 1 Mbps
- Low external component count
- Auto Transaction Sequencer (ATS) no MCU intervention
- Framing, Length, CRC16, and Auto ACK
- Power Management Unit (PMU) for MCU/Sensor
- Fast Startup and Fast Channel Changes
- Separate 16-byte Transmit and Receive FIFOs
- AutoRate[™] dynamic data rate reception
- Receive Signal Strength Indication (RSSI)
- Serial Peripheral Interface (SPI) control while in sleep mode
- 4 MHz SPI microcontroller interface

- Battery Voltage Monitoring Circuitry
- Supports coin-cell operated applications
- Operating voltage from 1.8 V to 3.6 V
- Operating temperature from 0 to 70°C
- Space saving 40-pin QFN 6x6 mm package


Applications

- Wireless Keyboards and Mice
- Wireless Gamepads
- Remote Controls
- Toys
- VOIP and Wireless Headsets
- White Goods
- Consumer Electronics
- Home Automation
- Automatic Meter Readers
- Personal Health and Entertainment

Applications Support

See www.cypress.com for development tools, reference designs, and application notes.

Logic Block Diagram



[+] Feedback



Contents

Functional Description
Functional Overview
Data Transmission Modes
Link Layer Modes
Packet Buffers
Auto Transaction Sequencer (ATS)
Data Rates
Functional Block Overview
2.4 GHz Radio6
Frequency Synthesizer
Baseband and Framer
Packet Buffers and Radio Configuration Registers
SPI Interface
Interrupts
Clocks
Power Management
Low Noise Amplifier and Received
Signal Strength Indication
Receive Sourious Response

Application Examples	
Registers	
Absolute Maximum Ratings	
Operating Conditions	
DC Characteristics	
AC Characteristics	16
RF Characteristics	17
Typical Operating Characteristics	19
Ordering Information	
Ordering Code Definitions	
Package Description	
Acronyms	
Document Conventions	
Units of Measure	25
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
DSoC Solutions	20



Functional Description

The CYRF6936 WirelessUSB™ LP radio is a second generation member of the Cypress WirelessUSB Radio System-On-Chip (SoC) family. The CYRF6936 is interoperable with the first generation CYWUSB69xx devices. The CYRF6936 IC adds a range of enhanced features, including increased operating voltage range, reduced supply current in all operating modes, higher data rate options, reduced crystal start up, synthesizer settling, and link turnaround times.

30 PACTL / GPIO XTAL 1 NC 2 29 XOUT / GPIO V_{CC} 3 28 MISO / GPIO 27 MOSI / SDAT NC 4 CYRF6936 WirelessUSB LP 26 IRQ / GPIO NC 5 40-Pin QFN V_{BAT1} 6 25 SCK 24 SS 7 V_{CC} V_{BAT2} 8 23 NC NC 9 22 NC * E-PAD Bottom Side RF_{BIAS} 10 21 NC

Figure 1. Pin Diagram - CYRF6936 40 QFN

Table 1. Pin Description

Pin Number	Name	Type	Default	Description
1	XTAL	I	I	12 MHz crystal.
2, 4, 5, 9, 14, 15, 17, 18, 20, 21, 22, 23, 31, 32, 36, 39	NC	NC		Connect to GND.
3, 7, 16	V_{CC}	Pwr		V _{CC} = 2.4 V to 3.6 V. Typically connected to V _{REG} .
6, 8, 38	V _{BAT(0-2)}	Pwr		V _{BAT} = 1.8 V to 3.6 V. Main supply.
10	RF _{BIAS}	0	0	RF I/O 1.8 V reference voltage.
11	RF _P	I/O	I	Differential RF signal to and from antenna.
12	GND	GND		Ground.
13	RF _N	I/O	1	Differential RF signal to and from antenna.
19	RESV	I		Must be connected to GND.
24	SS	I	I	SPI enable, active LOW assertion. Enables and frames transfers.
25	SCK	I	I	SPI clock.
26	IRQ	I/O	0	Interrupt output (configurable active HIGH or LOW), or GPIO.
27	MOSI	I/O	I	SPI data input pin (Master Out Slave In), or SDAT.
28	MISO	I/O	Z	SPI data output pin (Master In Slave \underline{O} ut), or GPIO (in SPI 3-pin mode). Tri-states when SPI 3PIN = 0 and \overline{SS} is deasserted.
29	XOUT	I/O	0	Buffered 0.75, 1.5, 3, 6, or 12 MHz clock, PACTL, or GPIO. Tri-states in sleep mode (configure as GPIO drive LOW).
30	PACTL	I/O	0	Control signal for external PA, T/R switch, or GPIO.
33	V _{I/O}	Pwr		I/O interface voltage, 1.8–3.6 V.



Table 1. Pin Description (continued)

Pin Number	Name	Туре	Default	Description
34	RST	I	I	Device reset. Internal 10 kohm pull down resistor. Active HIGH, connect through a 0.47 μ F capacitor to V _{BAT} . Must have RST = 1 event the first time power is applied to the radio. Otherwise the state of the radio control registers is unknown.
35	V_{DD}	Pwr		Decoupling pin for 1.8 V logic regulator, connect through a 0.47 μF capacitor to GND.
37	L/D	0		PMU inductor/diode connection, when used. If not used, connect to GND.
40	V_{REG}	Pwr		PMU boosted output voltage feedback.
E-PAD	GND	GND		Must be soldered to Ground.
Corner Tabs	NC	NC		Do Not solder the tabs and keep other signal traces clear. All tabs are common to the lead frame or paddle which is grounded after the pad is grounded. While they are visible to the user, they do not extend to the bottom.

Functional Overview

The CYRF6936 IC provides a complete WirelessUSB SPI to antenna wireless MODEMs. The SoC is designed to implement wireless device links operating in the worldwide 2.4 GHz ISM frequency band. It is intended for systems compliant with worldwide regulations covered by ETSI EN 301 489-1 V1.41, ETSI EN 300 328-1 V1.3.1 (Europe), FCC CFR 47 Part 15 (USA and Industry Canada), and TELEC ARIB_T66_March, 2003 (Japan).

The SoC contains a 2.4 GHz, 1 Mbps GFSK radio transceiver, packet data buffering, packet framer, DSSS baseband controller, Received Signal Strength Indication (RSSI), and SPI interface for data transfer and device configuration.

The radio supports 98 discrete 1 MHz channels (regulations may limit the use of some of these channels in certain jurisdictions).

The baseband performs DSSS spreading/despreading, Start of Packet (SOP), End of Packet (EOP) detection, and CRC16 generation and checking. The baseband may also be configured to automatically transmit Acknowledge (ACK) handshake packets whenever a valid packet is received.

When in receive mode, with packet framing enabled, the device is always ready to receive data transmitted at any of the supported bit rates. This enables the implementation of mixed-rate systems in which different devices use different data rates. This also enables the implementation of dynamic data rate systems that use high data rates at shorter distances or in a low-moderate interference environment or both. It changes to lower data rates at longer distances or in high interference environments or both.

In addition, the CYRF6936 IC has a Power Management Unit (PMU), which enables direct connection of the device to any battery voltage in the range 1.8 V to 3.6 V. The PMU conditions the battery voltage to provide the supply voltages required by the device, and may supply external devices.

Data Transmission Modes

The SoC supports four different data transmission modes:

- In GFSK mode, data is transmitted at 1 Mbps, without any DSSS.
- In 8DR mode, eight bits are encoded in each derived code symbol transmitted.
- In DDR mode, two bits are encoded in each derived code symbol transmitted (As in the CYWUSB6934 DDR mode).
- In SDR mode, one bit is encoded in each derived code symbol transmitted (As in the CYWUSB6934 standard modes).

Both 64 chip and 32 chip Pseudo Noise (PN) codes are supported. The four data transmission modes apply to the data after the SOP. In particular the length, data, and CRC16 are all sent in the same mode. In general, lower data rates reduce packet error rate in any given environment.

Link Layer Modes

The CYRF6936 IC device supports the following data packet framing features:

SOP

Packets begin with a two-symbol SoP marker. This is required in GFSK and 8DR modes, but is optional in DDR mode and is not supported in SDR mode. If framing is disabled then an SOP event is inferred whenever two successive correlations are detected. The SOP_CODE_ADR code used for the SOP is different from that used for the "body" of the packet, and if desired may be a different length. SOP must be configured to be the same length on both sides of the link.

Length

There are two options for detecting the end of a packet. If SOP is enabled, then the length field must be enabled. GFSK and 8DR must enable the length field. This is the first eight bits after the SOP symbol, and is transmitted at the payload data rate. When the length field is enabled, an EoP condition is inferred after reception of the number of bytes defined in the length field, plus two bytes for the CRC16. The alternative to using the length



field is to infer an EOP condition from a configurable number of successive noncorrelations; this option is not available in GFSK mode and is only recommended when using SDR mode.

CRC16

The device may be configured to append a 16 bit CRC16 to each packet. The CRC16 uses the USB CRC polynomial with the added programmability of the seed. If enabled, the receiver verifies the calculated CRC16 for the payload data against the received value in the CRC16 field. The seed value for the CRC16 calculation is configurable, and the CRC16 transmitted may be calculated using either the loaded seed value or a zero seed; the received data CRC16 is checked against both the configured and zero CRC16 seeds.

CRC16 detects the following errors:


- Any one bit in error.
- Any two bits in error (irrespective of how far apart, which column, and so on).
- Any odd number of bits in error (irrespective of the location).
- An error burst as wide as the checksum itself.

Figure 2 shows an example packet with SOP, CRC16, and lengths fields enabled, and Figure 3 shows a standard ACK packet.

Preamble 2nd Framing n x 16us Symbol* SOP 1 SOP 2 **CRC 16** P Length Payload Data Packet 1st Framing length Symbol* 1 Byte *Note:32 or 64us Period

Figure 2. Example Packet Format

Figure 3. Example ACK Packet Format



*Note:32 or 64 us

Packet Buffers

All data transmission and reception use the 16 byte packet buffers - one for transmission and one for reception.

The transmit buffer allows loading a complete packet of up to 16 bytes of payload data in one burst SPI transaction. This is then transmitted with no further MCU intervention. Similarly, the receive buffer allows receiving an entire packet of payload data up to 16 bytes with no firmware intervention required until the packet reception is complete.

The CYRF6936 IC supports packets up to 255 bytes. However, the actual maximum packet length depends on the accuracy of the clock on each end of the link and the data mode. Interrupts are provided to allow an MCU to use the transmit and receive buffers as FIFOs. When transmitting a packet longer than 16 bytes, the MCU can load 16 bytes initially, and add further bytes to the transmit buffer as transmission of data creates space in the buffer. Similarly, when receiving packets longer than 16 bytes, the MCU must fetch received data from the FIFO periodically during packet reception to prevent it from overflowing.

Auto Transaction Sequencer (ATS)

The CYRF6936 IC provides automated support for transmission and reception of acknowledged data packets.

When transmitting in transaction mode, the device automatically:

- starts the crystal and synthesizer
- enters transmit mode
- transmits the packet in the transmit buffer
- transitions to receive mode and waits for an ACK packet
- transitions to the transaction end state when an ACK packet is received or a timeout period expires

Similarly, when receiving in transaction mode, the device automatically:

- waits in receive mode for a valid packet to be received
- transitions to transmit mode, transmits an ACK packet
- transitions to the transaction end state (receive mode to await the next packet, and so on.)

The contents of the packet buffers are not affected by the transmission or reception of ACK packets.



In each case, the entire packet transaction takes place without any need for MCU firmware action (as long as packets of 16 bytes or less are used). To transmit data, the MCU must load the data packet to be transmitted, set the length, and set the TX GO bit. Similarly, when receiving packets in transaction mode, firmware must retrieve the fully received packet in response to an interrupt request indicating reception of a packet.

Data Rates

The CYRF6936 IC supports the following data rates by combining the PN code lengths and data transmission modes described in the previous sections:

- 1000 kbps (GFSK)
- 250 kbps (32 chip 8DR)
- 125 kbps (64 chip 8DR)
- 62.5 kbps (32 chip DDR)
- 31.25 kbps (64 chip DDR)
- 15.625 kbps (64 chip SDR)

Functional Block Overview

2.4 GHz Radio

The radio transceiver is a dual conversion low IF architecture optimized for power, range, and robustness. The radio employs channel-matched filters to achieve high performance in the presence of interference. An integrated Power Amplifier (PA) provides up to +4 dBm transmit power, with an output power control range of 34 dB in seven steps. The supply current of the device is reduced as the RF output power is reduced.

Table 2. Internal PA Output Power Step Table

PA Setting	Typical Output Power (dBm)
7	+4
6	0
5	- 5
4	-13
3	-18
2	-24
1	-30
0	– 35

Frequency Synthesizer

Before transmission or reception may begin, the frequency synthesizer must settle. The settling time varies depending on channel; 25 fast channels are provided with a maximum settling time of 100 μ s.

The 'fast channels' (less than 100 μs settling time) are every third channel, starting at 0 up to and including 72 (for example, 0, 3, 6, 9 . . 69, 72).

Baseband and Framer

The baseband and framer blocks provide the DSSS encoding and decoding, SOP generation and reception, CRC16 generation and checking, and EOP detection and length field.

Packet Buffers and Radio Configuration Registers

Packet data and configuration registers are accessed through the SPI interface. All configuration registers are directly addressed through the address field in the SPI packet (as in the CYWUSB6934). Configuration registers allow configuration of DSSS PN codes, data rate, operating mode, interrupt masks, interrupt status, and so on.

SPI Interface

The CYRF6936 IC has an SPI interface supporting communication between an application MCU and one or more slave devices (including the CYRF6936). The SPI interface supports single-byte and multi-byte serial transfers using either 4-pin or 3-pin interfacing. The SPI communications interface consists of Slave Select (SS), Serial Clock (SCK), Master Out-Slave In (MOSI), Master In-Slave Out (MISO), or Serial Data (SDAT).

SPI communication may be described as the following:

- Command Direction (bit 7) = '1' enables SPI write transaction. A '0' enables SPI read transactions.
- Command Increment (bit 6) = '1' enables SPI auto address increment. When set, the address field automatically increments at the end of each data byte in a burst access. Otherwise the same address is accessed.
- Six bits of address
- Eight bits of data

The device receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MC<u>U</u> is shifted out on the MISO pin. The active LOW Slave Select (SS) pin must be asserted to initiate an SPI transfer.

The application MCU can initiate SPI data transfers using a multi-byte transaction. The first byte is the Command/Address byte, and the following bytes are the data bytes shown in Table 3 through Figure 6 on page 7.

The SPI communications interface has a burst mechanism, where the first byte can be followed by as many data bytes as required. A burst transaction is terminated by deasserting the slave select $(\overline{SS} = 1)$.

The SPI communications interface single read and burst read sequences are shown in Figure 4 and Figure 5 on page 7, respectively.

The SPI communications interface single write and burst write sequences are shown in Figure 6 and Figure 7 on page 7, respectively.

This interface may be optionally operated in a 3-pin mode with the MISO and MOSI functions combined in a single bidirectional data pin (SDAT). When using 3-pin mode, user firmware must ensure that the MOSI pin on the MCU is in a high impedance state except when MOSI is actively transmitting data.



The device registers may be written to or read from one byte at a time, or several sequential register locations may be written or read in a single SPI transaction using incrementing burst mode. In addition to single byte configuration registers, the device includes register files. Register files are FIFOs written to and read from using nonincrementing burst SPI transactions.

The IRQ pin function may be optionally multiplexed onto the MOSI pin. When this option is enabled, the IRQ function is not available while the SS pin is LOW. When using this configuration, user firmware must ensure that the MOSI pin on the MCU is in a high impedance state whenever the SS pin is HIGH.

The SPI interface is not dependent on the internal 12 MHz clock. Registers may therefore be read from or written to when the device is in sleep mode, and the 12 MHz oscillator disabled.

The SPI interface and the IRQ and RST pins have a separate voltage reference pin ($V_{\rm I/O}$). This enables the device to interface directly to MCUs operating at voltages below the CYRF6936 IC supply voltage.

Table 3. SPI Transaction Format

Parameter			Byte 1	Byte 1+N
Bit #	7	6	[5:0]	[7:0]
Bit Name	DIR	INC	Address	Data

Figure 4. SPI Single Read Sequence




Figure 5. SPI Incrementing Burst Read Sequence




Figure 6. SPI Single Write Sequence





Figure 7. SPI Incrementing Burst Write Sequence





Interrupts

The device provides an interrupt (IRQ) output, which is configurable to indicate the occurrence of various different events. The IRQ pin may be programmed to be either active HIGH or active LOW, and be either a CMOS or open drain output. The available interrupts are described in the section Registers on page 14.

The CYRF6936 IC features three sets of interrupts: transmit, receive, and system interrupts. These interrupts all share a single pin (IRQ), but can be independently enabled or disabled. The contents of the enable registers are preserved when switching between transmit and receive modes.

If more than one interrupt is enabled at any time, it is necessary to read the relevant status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate status register. It is therefore possible to use the devices without the IRQ pin, by polling the status registers to wait for an event, rather than using the IRQ pin.

Clocks

A 12 MHz crystal (30 ppm or better) is directly connected between XTAL and GND without the need for external capacitors. A digital clock out function is provided, with selectable output frequencies of 0.75, 1.5, 3, 6, or 12 MHz. This output may be used to clock an external microcontroller (MCU) or ASIC. This output is enabled by default, but may be disabled.

The requirements to directly connect the crystal to the XTAL pin and GND are:

■ Nominal Frequency: 12 MHz

Operating Mode: Fundamental ModeResonance Mode: Parallel Resonant

■ Frequency Stability: ±30 ppm
 ■ Series Resistance: ≤60 ohms
 ■ Load Capacitance: 10 pF

■ Drive Level: 100 µW

Power Management

The operating voltage of the device is 1.8 V to 3.6 V DC, which is applied to the V_{BAT} pin. The device can be shut down to a fully static sleep mode by writing to the FRC END = 1 and END STATE = 000 bits in the XACT_CFG_ADR register over the SPI interface. The device enters sleep mode within 35 μ s after the last SCK positive edge at the end of this SPI transaction. Alternatively, the device may be configured to automatically enter sleep mode after completing the packet transmission or reception. When in sleep mode, the on-chip oscillator is stopped, but the SPI interface remains functional. The device wakes from sleep mode automatically when the device is commanded to enter transmit or receive mode. When resuming from sleep mode, there is a short delay while the oscillator restarts. The device can be configured to assert the IRQ pin when the oscillator has stabilized.

The output voltage (V_{REG}) of the Power Management Unit (PMU) is configurable to several minimum values between 2.4 V and 2.7 V. V_{REG} may be used to provide up to 15 mA (average load) to external devices. It is possible to disable the PMU and provide an externally regulated DC supply voltage to the device's main supply in the range 2.4 V to 3.6 V. The PMU also provides a regulated 1.8 V supply to the logic.

The PMU is designed to provide high boost efficiency (74–85% depending on input voltage, output voltage, and load) when using a Schottky diode and power inductor, eliminating the need for an external boost converter in many systems where other components require a boosted voltage. However, reasonable efficiencies (69–82% depending on input voltage, output voltage, and load) may be achieved when using low cost components such as SOT23 diodes and 0805 inductors.

The current through the diode must stay within the linear operating range of the diode. For some loads the SOT23 diode is sufficient, but with higher loads it is not and an SS12 diode must be used to stay within this linear range of operation. Along with the diode, the inductor used must not saturate its core. In higher loads, a lower resistance/higher saturation coil such as the inductor from Sumida must be used.

The PMU also provides a configurable low battery detection function, which may be read over the SPI interface. One of seven thresholds between 1.8 V and 2.7 V may be selected. The interrupt pin may be configured to assert when the voltage on the V_{BAT} pin falls below the configured threshold. LV IRQ is not a latched event. Battery monitoring is disabled when the device is in sleep mode.

Low Noise Amplifier and Received Signal Strength Indication

The gain of the receiver can be controlled directly by clearing the AGC EN bit and writing to the Low Noise Amplifier (LNA) bit of the RX_CFG_ADR register. Clearing the LNA bit reduces the receiver gain approximately 20 dB, allowing accurate reception of very strong received signals (for example, when operating a receiver very close to the transmitter). Approximately 30 dB of receiver attenuation can be added by setting the Attenuation (ATT) bit. This limits data reception to devices at very short ranges. Disabling AGC and enabling LNA is recommended, unless receiving from a device using external PA.

When the device is in receive mode the RSSI_ADR register returns the relative signal strength of the on-channel signal power.

When receiving, the device automatically measures and stores the relative strength of the signal being received as a five bit value. An RSSI reading is taken automatically when the SoP is detected. In addition, a new RSSI reading is taken every time the previous reading is read from the RSSI_ADR register, allowing the background RF energy level on any given channel to be easily measured when RSSI is read while no signal is being received. A new reading can occur as fast as once every 12 µs.




Receive Spurious Response

The transmitter may exhibit spurs around 50MHz offset at levels approximately 50dB to 60dB below the carrier power. Receivers operating at the transmit spur frequency may receive the spur if the spur level power is greater than the receive sensitivity level.

The workaround for this is to program an additional byte in the packet header which contains the transmitter channel number. After the packet is received, the channel number can be checked. If the channel number does not match the receive channel then the packet is rejected.

Application Examples

Figure 8. Recommended Circuit for Systems where VBAT \leq 2.4 V



Document #: 38-16015 Rev. *J Page 9 of 28



Table 4. Recommended BoM for Systems where VBAT \leq 2.4 V

Item	Qty	CY Part Number	Reference	Description	Manufacturer	Mfr Part Number		
1	1	NA	ANT1	2.5GHZ H-STUB WIGGLE ANTENNA FOR 63MIL PCB	NA	NA		
2	1	NA	BH1	BATTERY CLIPS 2AA CELL				
3	1	730-10012	C1	CAP 15PF 50 V CERAMIC NPO 0402	Panasonic	ECJ-0EC1H150J		
4	1	730-11955	C3	CAP 2.0 PF 50 V CERAMIC NPO 0402	Kemet	C0402C209C5GACTU		
5	1	730-11398	C4	CAP 1.5PF 50 V CERAMIC NPO 0402 SMD	PANASONIC	ECJ-0EC1H1R5C		
6	2	730R-13322	C5,C17	CAP CER .47UF 6.3 V X5R 0402	Murata	GRM155R60J474KE19D		
7	2	730-13037	C12,C7	CAP CERAMIC 10UF 6.3 V X5R 0805	Kemet	C0805C106K9PACTU		
8	1	730-13400	C8	CAP 1 uF 6.3 V CERAMIC X5R 0402	Panasonic	ECJ-0EB0J105M		
9	6	730-13404	C9,C10,C11, C13,C15,C16	CAP 0.047 uF 16 V CERAMIC X5R 0402	AVX	0402YD473KAT2A		
10	1	710-13201	C18	CAP 100UF 10 V ELECT FC	Panasonic - ECG	EEU-FC1A101S		
11	2	730-10794	C20,C19	CAP 10000PF 16 V CERAMIC 0402 SMD	Panasonic - ECG	ECJ-0EB1C103K		
12	1	800-13317	D1	DIODE SCHOTTKY 0.5A 40 V SOT23	DIODES INC	BAT400D-7-F		
13	1	NA	J1	PCB COPPER PADS	NONE			
14	1	420-11496	J2	CONN HDR BRKWAY 5POS STR AU PCB	AMP Division of TYCO	103185-5		
15	1	420-11964	J3	HEADER 1 POS 0.230 HT MODII .100CL	AMP/Tyco	103185-1		
16	1	800-13401	L1	INDUCTOR 22NH 2% FIXED 0603 SMD	Panasonic - ECG	ELJ-RE22NGF2		
17	1	800-11651	L2	INDUCTOR 1.8NH +3NH FIXED 0402 SMD	Panasonic - ECG	ELJ-RF1N8DF		
18	1	800-10594	L3	COIL 10UH 1100MA CHOKE 0805	Newark	30K5421		
19	1	630-11356	R2	RES 1.00 OHM 1/8W 1% 0805 SMD	Yageo	9C08052A1R00FKHFT		
20	1	610-13402	R3	RES 47 OHM 1/16W 5% 0402 SMD	Panasonic - ECG	ERJ-2GEJ470X		
21	1	800-13368	S1	LT SWITCH 6MM 100GF H=7MM TH	Panasonic - ECG	EVQ-PAC07K		
22	1	CYRF6936-40LF C	U1	IC, LP 2.4 GHz RADIO SoC QFN-40	Cypress Semiconductor	CYRF6936 Rev A5		
23	1	CY7C60123-PV XC	U2	IC WIRELESS EnCore II CONTROLLER SSOP48	Cypress Semiconductor	CY7C60123-PVXC		
24	1	800-13259	Y1	CRYSTAL 12.00MHZ HC49 SMD	eCERA	GF-1200008		
25	1	PDC-9265-*B	PCB	PRINTED CIRCUIT BOARD	Cypress Semiconductor	PDC-9265-*B		
26	1	920-11206	LABEL1	Serial Number				
27	1	920-26504 *A	LABEL2	PCA#		121-26504 *A		



Table 4. Recommended BoM for Systems where VBAT \leq 2.4 V (continued)

Item	Qty	CY Part Number	Reference	Description	Manufacturer	Mfr Part Number			
No Lo	o Load Components - Do Not Install								
28	1	730-13403	C6	CAP 47UF 6.3 V CERAMIC X5R 1210	Panasonic	ECJ-4YB0J476M			
29	1	630-10242	R2	RES CHIP 0.0 OHM 1/10W 5% 0805 SMD	Phycomp USA Inc	9C08052A0R00JLHFT			
30	1	730-13404	C7	CAP 0.047 uF 50 V CERAMIC X5R 0402	AVX	0402YD473KAT2A			
31	1	420-10921	J4	HEADER 3POS FRIC STRGHT MTA 100	AMP/Tyco	644456-3			
32	1	620-10519	R1	RES ZERO OHM 1/16W 5% 0603 SMD	Panasonic - ECG	ERJ-3GEY0R00V			



Figure 9. Recommended Circuit for Systems where V_{BAT} is 2.4 V - 3.6 V (PMU Disabled)






Table 5. Recommended BoM for Systems where $\rm V_{BAT}$ is 2.4 V - 3.6 V (PMU disabled)

Item	Qty	CY Part Number	Reference	Description	Manufacturer	Mfr Part Number
1	1	NA	ANT1	2.5GHZ H-STUB WIGGLE ANTENNA FOR 32MIL PCB	NA	NA
2	1	730-10012	C1	CAP 15PF 50 V CERAMIC NPO 0402	Panasonic	ECJ-0EC1H150J
3	1	730-11955	C3	CAP 2.0 PF 50 V CERAMIC NPO 0402	Kemet	C0402C209C5GACTU
4	1	730-11398	C4	CAP 1.5PF 50 V CERAMIC NPO 0402 SMD	PANASONIC	ECJ-0EC1H1R5C
5	1	730-13322	C5, C15	CAP 0.47 uF 6.3 V CERAMIC X5R 0402	Murata	GRM155R60J474KE19D
6						
7	6	730-13404	C6,C7,C8,C 9,C10,C11	CAP 0.047 uF 16 V CERAMIC X5R 0402	AVX	0402YD473KAT2A
8	1	730-11953	C12	CAP 1500PF 50 V CERAMIC X7R 0402	Kemet	C0402C152K5RACTU
9	1	730-13040	C13	CAP CERAMIC 4.7UF 6.3 V XR5 0805	Kemet	C0805C475K9PACTU
10	1	730-12003	C14	CAP CER 2.2UF 10 V 10% X7R 0805	Murata Electronics North America	GRM21BR71A225KA01L
11	1	800-13333	D1	LED GREEN/RED BICOLOR 1210 SMD	LITEON	LTST-C155KGJRKT
12	1	420-13046	J1	CONN USB PLUG TYPE A PCB SMT	ACON	UAR72-4N5J10
13	1	800-13401	L1	INDUCTOR 22NH 2% FIXED 0603 SMD	Panasonic - ECG	ELJ-RE22NGF2
14	1	800-11651	L2	INDUCTOR 1.8NH +3NH FIXED 0402 SMD	Panasonic - ECG	ELJ-RF1N8DF
15	1	610-10343	R1	RES ZERO OHM 1/16W 0402 SMD	Panasonic - ECG	ERJ-2GE0R00X
16	1	610-13472	R2	RES CHIP 620 OHM 1/16W 5% 0402 SMD	Panasonic - ECG	ERJ-2GEJ621X
17	1	200-13471	S1	SWITCH LT 3.5MMX2.9MM 160GF SMD	Panasonic - ECG	EVQ-P7J01K
18	1	CYRF6936-40LFC	U1	IC, LP 2.4 GHz RADIO SoC QFN-40	Cypress Semiconductor	CYRF6936 Rev A5
19	1	CY7C63803-SXC	U2	IC LOW SPEED USB ENCORE II CONTROLLER SOIC16	Cypress Semiconductor	CY7C63803-SXC
20	1	800-13259	Y1	CRYSTAL 12.00MHZ HC49 SMD	eCERA	GF-1200008
21	1	PDC-9263-*B	PCB	PRINTED CIRCUIT BOARD	Cypress Semiconductor	PDC-9263-*B
22	1		LABEL1	Serial Number	XXXXXX	
23	1		LABEL2	PCA#	121-26305 **	



Registers

All registers are read and writable, except where noted. Registers may be written to or read from individually or in sequential groups. [1,2]

Table 6. Register Map Summary

Address	Mnemonic	b7	b6	b5	b4	b3	b2	b1	b0	Default ^[1]	Access ^[1]
0x00	CHANNEL ADR	Not Used				Channel				-1001000	-bbbbbbb
0x01	TX LENGTH ADR		<u>I</u>		TX Le	ngth				00000000	bbbbbbbb
0x02	TX_CTRL_ADR	TX GO	TX CLR	TXB15 IRQEN	TXB8 IRQEN	TXB0 IRQEN	TXBERR IRQEN	TXC IRQEN	TXE IRQEN	00000011	bbbbbbbb
0x03	TX_CFG_ADR	Not Used	Not Used	DATA CODE LENGTH	DATA	DATA MODE PA SETTING			000101	bbbbbb	
0x04	TX_IRQ_STATUS_ADR	OS IRQ	LV IRQ	TXB15 IRQ	TXB8 IRQ	TXB0 IRQ	TXBERR IRQ	TXC IRQ	TXE IRQ		rrrrrrr
0x05	RX_CTRL_ADR	RX GO	RSVD	RXB16 IRQEN	RXB8 IRQEN	RXB1 IRQEN	RXBERR IRQEN	RXC IRQEN	RXE IRQEN	00000111	bbbbbbbb
0x06	RX_CFG_ADR	AGC EN	LNA	ATT	HILO	FAST TURN EN	Not Used	RXOW EN	VLD EN	10010-10	bbbbb-bb
0x07	RX_IRQ_STATUS_ADR	RXOW IRQ	SOPDET IRQ	RXB16 IRQ	RXB8 IRQ	RXB1 IRQ	RXBERR IRQ	RXC IRQ	RXE IRQ		brrrrrr
0x08	RX_STATUS_ADR	RX ACK	PKT ERR	EOP ERR	CRC0	Bad CRC	RX Code	RX Dat	a Mode		rrrrrrr
0x09	RX_COUNT_ADR		•	•	RX C	ount				00000000	rrrrrrr
0x0A	RX_LENGTH_ADR				RX Le	ength				00000000	rrrrrrr
0x0B ^[1]	PWR_CTRL_ADR	PMU EN	LVIRQ EN	PMU Mode Force	PFET disable ^[3]	LV	ITH	PMU	OUTV	10100000	bbbbbbbb
0x0C	XTAL_CTRL_ADR	XOL	JT FN	XSIRQ EN	Not Used	Not Used		FREQ		000100	bbbbbb
0x0D	IO_CFG_ADR	IRQ OD	IRQ POL	MISO OD	XOUT OD	PACTL OD	PACTL GPIO	SPI 3PIN	IRQ GPIO	00000000	bbbbbbbb
0x0E	GPIO_CTRL_ADR	XOUT OP	MISO OP	PACTL OP	IRQ OP	XOUT IP	MISO IP	PACTL IP	IRQ IP	0000	bbbbrrrr
0x0F	XACT_CFG_ADR	ACK EN	Not Used	FRC END		END STATE		AC	CTO	1-000000	b-bbbbbb
0x10	FRAMING_CFG_ADR	SOP EN	SOP LEN	LEN EN			SOP TH			10100101	bbbbbbbb
0x11	DATA32_THOLD_ADR	Not Used	Not Used	Not Used	Not Used		TI	H32		0100	bbbb
0x12	DATA64_THOLD_ADR	Not Used	Not Used	Not Used		•	TH64			01010	bbbbb
0x13	RSSI_ADR	SOP	Not Used	LNA			RSSI			0-100000	r-mmr
0x14	EOP_CTRL_ADR ^[4]	HEN		HINT	I		E	OP		10100100	bbbbbbbb
0x15	CRC_SEED_LSB_ADR		I		CRC SE	ED LSB				00000000	bbbbbbbb
0x16	CRC_SEED_MSB_ADR				CRC SE	ED MSB				00000000	bbbbbbbb
0x17	TX_CRC_LSB_ADR				CRC	LSB					rrrrrrr
0x18	TX_CRC_MSB_ADR				CRC	MSB					rrrrrrr
0x19	RX_CRC_LSB_ADR				CRC	LSB				11111111	rrrrrrr
0x1A	RX_CRC_MSB_ADR				CRC	MSB				11111111	rrrrrrr
0x1B	TX_OFFSET_LSB_ADR				STRIN	1 LSB				00000000	bbbbbbbb
0x1C	TX_OFFSET_MSB_ADR	Not Used	Not Used	Not Used	Not Used		STRI	M MSB		0000	bbbb
0x1D	MODE_OVERRIDE_ADR	RSVD	RSVD	FRC SEN	-	AWAKE	Not Used	Not Used	RST	000000	wwwww
0x1E	RX_OVERRIDE_ADR	ACK RX	RXTX DLY	MAN RXACK	FRC RXDR	DIS CRC0	DIS RXCRC	ACE	Not Used	0000000-	bbbbbbb-
0x1F	TX_OVERRIDE_ADR	ACK TX	FRC PRE	RSVD	MAN TXACK	OVRD ACK	DIS TXCRC	RSVD	TX INV	00000000	bbbbbbbb
0x26	XTAL_CFG_ADR	RSVD	RSVD	RSVD	RSVD	START DLY	RSVD	RSVD	RSVD	00000000	wwwwwww
0x27	CLK_OVERRIDE_ADR	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RXF	RSVD	00000000	wwwwwww
0x28	CLK_EN_ADR	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RXF	RSVD	00000000	wwwwwww
0x29	RX_ABORT_ADR	RSVD	RSVD	ABORT EN	RSVD	RSVD	RSVD	RSVD	RSVD	00000000	wwwwwww
0x32	AUTO_CAL_TIME_ADR				AUTO_C/	_				00000011	wwwwwww
0x35	AUTO_CAL_OFFSET_ADR				AUTO_CAL	_				00000000	wwwwwww
0x39	ANALOG_CTRL_ADR	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RX INV	ALL SLOW	00000000	wwwwwww
Register Files	ITY DUECED ADD	1			TV D 1	Eil-				1	
0x20	TX_BUFFER_ADR				TX Buff						wwwwwww
0x21	RX_BUFFER_ADR		RX Buffer File							NI-2 -	rrrrrrr
0x22	SOP_CODE_ADR				SOP Co					Note 5	bbbbbbbb
0x23	DATA_CODE_ADR				Data Co					Note 6	bbbbbbbb
0x24	PREAMBLE_ADR				Preamb					Note 7	bbbbbbbb
0x25	MFG_ID_ADR				MFG I	D File				NA	rrrrrrr

Notes

- 1. b = read/write; r = read only; w = write only; '-' = not used, default value is undefined.
- Registers must be configured or accessed only when the radio is in IDLE or SLEEP mode. The PMU, GPIOs, and RSSI registers can be accessed in Active Tx and
- 3. PFET Bit: Setting this bit to "1" disables the FET, therefore safely allowing Vbat to be connected to a separate reference from Vcc when the PMU is disabled to the radio.

 4. EOP_CTRL_ADR[6:4] must never have the value of "000", that is, EOP Hint Symbol count must never be "0"

 5. SOP_CODE_ADR default = 0x17FF9E213690C782.

- 6. DATA_CODE_ADR default = 0x02F9939702FA5CE3012BF1DB0132BE6F.
 7. PREAMBLE_ADR default = 0x333302. The count value must be great than 4 for DDR and greater than 8 for SDR.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature –65°C to +150°C Ambient Temperature with Power Applied.. -55°C to +125°C Supply Voltage on any power supply pin relative to V_{SS}.....–0.3 V to +3.9 V DC Voltage to Logic Inputs^[8].....–0.3 V to V_{I/O} +0.3 V DC Voltage applied to Outputs in High-Z State-0.3 V to V_{I/O} +0.3 V

Static Discharge Voltage (Digital)[9]	>2000 V
Static Discharge Voltage (RF)[9]	1100 V
Latch Up Current	+200 mA, –200 mA
Operating Conditions	
V _{CC}	2.4 V to 3.6 V
V _{I/O}	1.8 V to 3.6 V
V _{BAT}	1.8 V to 3.6 V
T _A (Ambient Temperature Under Bias)	0°C to +70°C
Ground Voltage	0 V
Fosc (Crystal Frequency)	12 MHz ±30 ppm

DC Characteristics

(T = 25°C, V_{BAT} = 2.4 V, PMU disabled, f_{OSC} = 12.000000 MHz)

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{BAT}	Battery Voltage	0–70°C	1.8		3.6	V
V _{REG} ^[10]	PMU Output Voltage	2.4 V mode	2.4	2.43		V
V _{REG} ^[10]	PMU Output Voltage	2.7 V mode	2.7	2.73		V
V _{I/O} ^[11]	V _{I/O} Voltage		1.8		3.6	V
V _{CC}	V _{CC} Voltage	0-70°C	2.4 ^[12]		3.6	V
V _{OH1}	Output High Voltage Condition 1	At I _{OH} = -100.0 μA	V _{I/O} - 0.2	V _{I/O}		V
V _{OH2}	Output High Voltage Condition 2	At $I_{OH} = -2.0 \text{ mA}$	V _{I/O} - 0.4	V _{I/O}		V
V _{OL}	Output Low Voltage	At I _{OL} = 2.0 mA		0	0.45	V
V _{IH}	Input High Voltage		0.7 V _{I/O}		V _{I/O}	V
V _{IL}	Input Low Voltage		0		0.3 V _{I/O}	V
I _{IL}	Input Leakage Current	0 < V _{IN} < V _{I/O}	-1	0.26	+1	μΑ
C _{IN}	Pin Input Capacitance	except XTAL, RF _N , RF _P , RF _{BIAS}		3.5	10	pF
I _{CC} (GFSK) ^[13]	Average TX I _{CC} , 1 Mbps, slow channel	PA = 5, 2 way, 4 bytes/10 ms		0.87		mA
I _{CC} (32-8DR) ^[13]	Average TX I _{CC} , 250 kbps, fast channel	PA = 5, 2 way, 4 bytes/10 ms		1.2		mA
I _{SB} ^[14]	Sleep Mode I _{CC}			8.0	10	μΑ
I _{SB} ^[14]	Sleep Mode I _{CC}	PMU enabled		31.4		μΑ
IDLE I _{CC}	Radio off, XTAL Active	XOUT disabled		1.0		mA
I _{synth}	I _{CC} during Synth Start			8.4		mA
TX I _{CC}	I _{CC} during Transmit	PA = 5 (–5 dBm)		20.8		mA
TX I _{CC}	I _{CC} during Transmit	PA = 6 (0 dBm)		26.2		mA
TX I _{CC}	I _{CC} during Transmit	PA = 7 (+4 dBm)		34.1		mA
RX I _{CC}	I _{CC} during Receive	LNA off, ATT on		18.4		mA
RX I _{CC}	I _{CC} during Receive	LNA on, ATT off		21.2		mA
Boost Eff	PMU Boost Converter Efficiency	V _{BAT} = 2.5 V, V _{REG} = 2.73 V, I _{LOAD} = 20 mA		81		%
I _{LOAD_EXT} [15]	Average PMU External Load current	V _{BAT} = 1.8 V, V _{REG} = 2.73 V, 0–50°C, RX Mode			15	mA
I _{LOAD_EXT} [15]	Average PMU External Load current	V _{BAT} = 1.8 V, V _{REG} = 2.73 V, 50–70°C, RX Mode			10	mA

Notes

- 8. It is permissible to connect voltages above V_{I/O} to inputs through a series resistor limiting input current to 1 mA. AC timing not guaranteed.
- 9. Human Body Model (HBM).
- 10. V_{REG} depends on battery input voltage.
- 11. In sleep mode, the I/O interface voltage reference is V_{BAT}.
- 12. In sleep mode, V_{CC} min. can be as low as 1.8 V.
- Includes current drawn while starting crystal, starting synthesizer, transmitting packet (including SOP and CRC16), changing to receive mode, and receiving ACK handshake. Device is in sleep except during this transaction.
 ISB is not guaranteed if any I/O pin is connected to voltages higher than V_{I/O}.
 I_{LOAD_EXT} is dependent on external components and this entry applies when the components connected to L/D are SS12 series diode and DH53100LC inductor from




AC Characteristics^[16]

Table 7. SPI Interface^[17]

Parameter	Description	Min	Тур	Max	Unit
t _{SCK_CYC}	SPI Clock Period	238.1			ns
t _{SCK_HI}	SPI Clock High Time	100			ns
t _{SCK_LO}	SPI Clock Low Time	100			ns
t _{DAT_SU}	SPI Input Data Setup Time	25			ns
t _{DAT_HLD}	SPI Input Data Hold Time	10			ns
t _{DAT_VAL}	SPI Output Data Valid Time	0		50	ns
t _{DAT_VAL_TRI}	SPI Output Data Tri-state (MOSI from Slave Select Deassert)			20	ns
t _{SS_SU}	SPI Slave Select Setup Time before first positive edge of SCK ^[18]	10			ns
t _{SS_HLD}	SPI Slave Select Hold Time after last negative edge of SCK	10			ns
t _{SS_PW}	SPI Slave Select Minimum Pulse Width	20			ns
t _{SCK_SU}	SPI Slave Select Setup Time	10			ns
t _{SCK_HLD}	SPI SCK Hold Time	10			ns
t _{RESET}	Minimum RST Pin Pulse Width	10			ns

Figure 10. SPI Timing



Notes

16. AC values are not guaranteed if voltage on any pin exceeding V_{I/O}.

17. C_{LOAD} = 30 pF

18. SCK must start low at the time SS goes LOW, otherwise the success of SPI transactions are not guaranteed.



RF Characteristics

Table 8. Radio Parameters

Parameter Description	Conditions	Min	Тур	Max	Unit
RF Frequency Range	Note 19	2.400		2.497	GHz
Receiver (T = 25°C, V _{CC} = V _{BAT} = 3.0 V, f _{OSC} = 12.000000 MHz,	BER < 1E-3)				I.
Sensitivity 125 kbps 64-8DR	BER 1E-3		– 97		dBm
Sensitivity 250 kbps 32-8DR	BER 1E-3		-93		dBm
Sensitivity	CER 1E-3	-80	- 87		dBm
Sensitivity GFSK	BER 1E-3, ALL SLOW = 1		-84		dBm
LNA Gain			22.8		dB
ATT Gain			-31.7		dB
Maximum Received Signal	LNA On	-15	-6		dBm
RSSI Value for PWR _{in} –60 dBm ^[20]	LNA On		21		Count
RSSI Slope			1.9		dB/Count
Interference Performance (CER 1E-3)					
Co-channel Interference rejection Carrier-to-Interference (C/I)	C = -60 dBm		9		dB
Adjacent (±1 MHz) channel selectivity C/I 1 MHz	C = -60 dBm		3		dB
Adjacent (±2 MHz) channel selectivity C/I 2 MHz	C = -60 dBm		-30		dB
Adjacent (≥ 3 MHz) channel selectivity C/I ≥ 3 MHz	C = -67 dBm		-38		dB
Out-of-Band Blocking 30 MHz–12.75 MHz ^[21]	C = -67 dBm		-30		dBm
Intermodulation	$C = -64 \text{ dBm}, \Delta f = 5,10 \text{ MHz}$		-36		dBm
Receive Spurious Emission		•			
800 MHz	100 kHz ResBW		– 79		dBm
1.6 GHz	100 kHz ResBW		- 71		dBm
3.2 GHz	100 kHz ResBW		– 65		dBm
Transmitter (T = 25°C, V _{CC} = 3.0 V)		•			
Maximum RF Transmit Power	PA = 7	+2	4	+6	dBm
Maximum RF Transmit Power	PA = 6	-2	0	+2	dBm
Maximum RF Transmit Power	PA = 5	-7	- 5	-3	dBm
Maximum RF Transmit Power	PA = 0		-35		dBm
RF Power Control Range			39		dB
RF Power Range Control Step Size	Seven steps, monotonic		5.6		dB
Frequency Deviation Min	PN Code Pattern 10101010		270		kHz
Frequency Deviation Max	PN Code Pattern 11110000		323		kHz
Error Vector Magnitude (FSK error)	>0 dBm		10		%rms
Occupied Bandwidth	–6 dBc, 100 kHz ResBW	500	876		kHz
Transmit Spurious Emission (PA = 7)	•	•			•
In-band Spurious Second Channel Power (±2 MHz)			-38		dBm
In-band Spurious Third Channel Power (≥3 MHz)			-44		dBm

Notes
19. Subject to regulation.
20. RSSI value is not guaranteed. Extensive variation from part to part.
21. Exceptions F/3 & 5C/3.





Table 8. Radio Parameters (continued)


Parameter Description	Conditions	Min	Тур	Max	Unit
Non-Harmonically Related Spurs (800 MHz)			-38		dBm
Non-Harmonically Related Spurs (1.6 GHz)			-34		dBm
Non-Harmonically Related Spurs (3.2 GHz)			-4 7		dBm
Harmonic Spurs (Second Harmonic)			-43		dBm
Harmonic Spurs (Third Harmonic)			-48		dBm
Fourth and Greater Harmonics			-59		dBm
Power Management (Crystal PN# eCERA GF-1200008)					
Crystal Start to 10ppm			0.7	1.3	ms
Crystal Start to IRQ	XSIRQ EN = 1		0.6		ms
Synth Settle	Slow channels			270	μs
Synth Settle	Medium channels			180	μs
Synth Settle	Fast channels			100	μs
Link Turnaround Time	GFSK			30	μs
Link Turnaround Time	250 kbps			62	μs
Link Turnaround Time	125 kbps			94	μs
Link Turnaround Time	<125 kbps			31	μs
Max Packet Length	<60 ppm crystal-to-crystal all modes except 64-DDR and 64-SDR			40	bytes
Max Packet Length	<60 ppm crystal-to-crystal 64-DDR and 64-SDR			16	bytes





Typical Operating Characteristics^[22]


































Note


22. With LNA on, ATT off, above -2dBm erroneous RSSI values may be read. Cross-checking RSSI with LNA off/on is recommended for accurate readings.





Typical Operating Characteristics (continued)




































Typical Operating Characteristics (continued)









Figure 11. AC Test Loads and Waveforms for Digital Pins




OUTPUT C



Ordering Information

Part Number	Radio	Package Name	Package Type	Operating Range
CYRF6936-40LFXC	Transceiver	40-Pin QFN	40-Pin Quad Flat Package Pb-free	Commercial
CYRF6936-40LTXC	Transceiver	40-Pin QFN	40-Pin QFN (Sawn type)	Commercial


Ordering Code Definitions





Package Description

Figure 12. 40-Pin Pb-free QFN 6 × 6 mm



- 1. MATCH IS SOLDERABLE EXPOSED AREA
- 2. REFERENCE JEDEC#: MD-220
- 3. PACKAGE WEIGHT: 0.0869
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE


PART #	DESCRIPTION
LF40A	STANDARD
LY40A	PB-FREE

001-12917 *C

The recommended dimension of the PCB pad size for the E-PAD underneath the QFN is 3.5 mm × 3.5 mm (width × length).



Figure 13. 40-Pin Sawn QFN (6 × 6 × 0.90 mm)



NOTES:

1. MATCH IS SOLDERABLE EXPOSED AREA.

2. REFERENCE JEDEC #: MO-220

3. PACKAGE WEIGHT: 0.086g

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-44328 *D



Acronyms

Table 9. Acronyms Used in this Document

Acronym	Description		
ACK	Acknowledge (packet received, no errors)		
BER	Bit error rate		
BOM	Bill of materials		
CMOS	Complementary metal oxide semiconductor		
CRC	Cyclic redundancy check		
GFSK	Gaussian frequency-shift keying		
HBM	Human body model		
ISM	Industrial, scientific, and medical		
IRQ	Interrupt request		
MCU	Microcontroller unit		
QFN	Quad flat no-leads		
RSSI	Received signal strength indication		
RF	Radio frequency		
Rx	Receive		
Tx	Transmit		

Document Conventions

Units of Measure

Table 10. Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
dB	decibels			
dBc	decibel relative to carrier			
dBm	decibel-milliwatt			
Hz	hertz			
KB	1024 bytes			
Kbit	1024 bits			
kHz	kilohertz			
kΩ	kilohm			
MHz	megahertz			
ΜΩ	megaohm			
μΑ	microampere			
μS	microsecond			
μV	microvolts			
μVrms	microvolts root-mean-square			
μW	microwatts			
mA	milliampere			
ms	millisecond			
mV	millivolts			
nA	nanoampere			
ns	nanosecond			
nV	nanovolts			
Ω	ohm			
рр	peak-to-peak			
ppm	parts per million			
ps	picosecond			
V	volts			



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	307437	TGE	See ECN	New data sheet
*A	377574	TGE	See ECN	Preliminary release-
				- updated Section 1.0 - Features
				- updated Section 2.0 - Applications
				- added Section 3.0 - Applications Support
				- updated Section 4.0 - Functional Descriptions
				- updated Section 5.0 - Pin Description
				- added Figure 5-1
				- updated Section 6.0 - Functional Overview
				- added Section 7.0 - Functional Block Overview
				- added Section 9.0 - Register Descriptions
				- updated Section 10.0 - Absolute Maximum Ratings
				- updated Section 11.0 - Operating Conditions
				- updated Section 12.0 - DC Characteristics
				- updated Section 13.0 - AC Characteristics
				- updated Section 13.0 - AC Characteristics
				· ·
*5	000750	TOF	0 5011	- added Section 16.0 - Ordering Information
*B	398756	TGE	See ECN	ES-10 update-
				- changed part no.
				- updated Section 9.0 - Register Descriptions
				- updated Section 12.0 - DC Characteristics
				- updated Section 14.0 - RF Characteristics
*C	412778	TGE	See ECN	ES-10 update-
				- updated Section 4.0 - Functional Descriptions
				- updated Section 5.0 - Pin Descriptions
				- updated Section 6.0 - Functional Overview
				- updated Section 7.0 - Functional Block Overview
				- updated Section 9.0 - Register Descriptions
				- updated Section 10.0 - Absolute Maximum Ratings
				- updated Section 11.0 - Operating Conditions
				- updated Section 14.0 - RF Characteristics
*D	435578	TGE	See ECN	- updated Section 1.0 - Features
				- updated Section 5.0 - Pin Descriptions
				- updated Section 6.0 - Functional Overview
				- updated Section 7.0 - Functional Block Overview
				- updated Section 9.0 - Register Descriptions
				- added Section 10.0 - Recommended Radio Circuit Schematic
				- updated Section 11.0 - Absolute Maximum Ratings
				- updated Section 12.0 - Operating Conditions
				- updated Section 13.0 - DC Characteristics
				- updated Section 14.0 - AC Characteristics
				- updated Section 15.0 - RF Characteristics
*E	460458	BOO	See ECN	Final data sheet - removed "Preliminary" notation
*F	487261	TGE	See ECN	- updated Section 1.0 - Features
				- updated Section 5.0 - Pin Descriptions
				- updated Section 6.0 - Functional Overview
				- updated Section 7.0 - Functional Block Overview
				- updated Section 8.0 - Application Example
				- updated Section 9.0 - Register Descriptions
				- updated Section 12.0 - DC Characteristics
				- updated Section 13.0 - AC Characteristics
				- updated Section 14.0 - RF Characteristics
			- added Section 15.0 - Typical Operating Characteristics	



Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*G	778236	OYR/ARI	See ECN	-modified radio function register descriptions -changed L/D pin description -footnotes added -changed RST Capacitor from 0.1uF to 0.47 uF -updated Figure 9, Recommended Circuit for Systems -updated Table 3, Recommended bill of materials for systems -updated package diagram from ** to *A
*H	2640987	VNY/OYR/TGE/ AESA	02/20/2009	-Removed range values in features description -Bit level register details removed and appended to the Wireless LP and PRoC TRM -updated register summary table 4 -updated pin description diagram (figure 1) -updated the schematic of the radio (figure 10)Removed Backward Compatibility sectionRemoved Table 2 -Updated RF table characteristics for Payload size -Added pkg diagram 001-12917 -Updated BOM Table 4 on page 10Updated Table 8 on page 17 with Receiver information (T = 25°C, V _{CC} = V _{BAT} = 3.0 V, f _{OSC} = 12.000000 MHz, BER < 1E-3)
*	2673333	TGE/PYRS	03/13/2009	Corrected Figure 9 on page 12 Updated packaging and ordering information for 40 QFN (sawn) package
*J	3232571	JCJC	04/18/2011	Added section Receive Spurious Response on page 9. Added note # 20 and referred in Table 8 on page 17. Updated template as per new Cypress standards. Added ordering code definitions, acronyms, and units of measure. Updated package diagrams: 001-12917: *A to *C 001-44328: *C to *D



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-16015 Rev. *J

Revised April 18, 2011

Page 28 of 28