Introduction to RTX Project and Keil MCB1700

Irene Huang


RTX PROJECT OVERVIEW

RTX Project Introduction

- Keil MCB1700 Cortex-M3 Board
- Design and Implement a small RTX
 - Basic multiprogramming environment
 - 5 Priority queues, preemption
 - Simple memory management
 - Message-based IPC(Interprocess Communication)
 - Basic timing Services

 - System console I/ODebugging support

Functional Overview



Deliverables

Project Parts	Requirements	Submissions	Deadlines
Group Signup	Four members per group	N/A	Jan 16 th 4:30pm
RTX P1	Memory management (data structure + APIs) Specified processes in the SPECs as well as few testing processes	Source code + Documentation	Jan. 29 th 4:30pm
RTX P2	Simplified version of the RTX	Source code + Documentation	Mar. 04 th 4:30pn
RTX P3	Final version of the RTX	Source code + Documentation	Mar. 21* 8:30am
RTX P4	Final project documents + timing code	Source code + Report	Apr. 04 th 4:30pm

Recommended
- write documentation to help
with report
- Documentation not graded

RTX P1 REQUIREMENTS

P1 Requirements : API

 Memory Management: a memory pool which has fixed size of memory block and fixed number of memory blocks.

void *request_memory_block()
int release_memory_block(void *memory_block) //

· Processor Management

int release_processor()

• Process Priority Management

int set_process_priority(int process_id, int priority)
int get process priority(int process id)

Start with memory

No memory , nullptr

-> proass gets

Tocked

Success

not 0 => Error

Release prom H highest procuss

P1 Requirements: Processes

- Null Process
 - A system process which does nothing in an infinite loop. PID=0. All processes never terminate!
- Test Processes No new process created on the fly.
 - Up to six test processes with PIDs = 1,2, ..., 6
 - User level processes, only calls the user APIs
- Initialization
 - Memory, system processes and user processes

- lowest priority

rocessor.

rext

priority

Set priority:

I cores priority to

Whom a process to

when tower so it is

delayed

Schedular Han Learning


Correct process to run

Tutorial I Page

MCB1700 HARDWARE

Keil MCB 1700 Board Cortex-M3 Processor NXP LPC1768 MCU • Up to 100 MHZ cpu • One SystemTick Timer Four Timers Four UARTs · Many other cool stuff...

Cortex-M3 Overview



32-bit microprocessor

- 32-bit data path
 32-bit register bank
- 32-bit memory interface

Harvard Architecture

- Separate data and memory bus
- instruction and data buses share the same memory space (a unified memory system)

(Image Courtesy of [1])

Cortex-M3 Registers

- General Purpose Registers (R0-R15)

 Low registers (R0-R7)

 16-bit Thumb instructions and 32-bit Thumb-2 instructions

 High registers (R8-R12)

 All Thumb-2 instructions

 Stack Pointer (R13)

 MSP: Privileged, default after reset, OS kernel, exception handler

 PSP: Uesr-level (i.e. unprivileged) base-level application

 Link Register (R14)

 Program Counter (R15)


 Special Registers

 Program Status registers (PSRs)

 Interrupt Mask registers (PRIMASK, FAULTMASK, and BASEPRI)

 Control register (CONTROL)

32 bit




Cortex-M3 Memory Map


0xFFFF FFFF 0xE000 0000	0.5G	System level	Private peripherals including NVIC, MPU and debug components	*
0xA000 0000	1.0G	External device	Mainly used as external peripherals	
0x6000 0000	1.0G	External RAM	Mainly used as external memory	
0x4000 0000	0.5G	Peripherals	Mainly used as peripherals	
0x2000 0000	0.5G	SRAM	Mainly used as static RAM	
0x0000 0000	0.5G	Code	Mainly used fro program code. Exception vector table after reset	


(Table Courtesy of [1])

LPC1768 Memory Map



Example Flow Using ARM Development Tools







End Address of the Image

 Linker defined symbol Image\$\$RW_IRAM1\$\$ZI\$\$Limit

extern unsigned int Image\$\$RW_IRAM1\$\$ZI\$\$Limit;
unsigned int free_mem =
 (unsigned int) &Image\$\$RW_IRAM1\$\$ZI\$\$Limit;

18





Tutorial 1 Pag

Exceptions (1)


- NVIC (Nested Vectored Interrupt Controller)
- NVIC (Nested Vectored Interrupt
 System Exceptions
 Exception Numbers 1-15
 SVC call exception number is 11
 External Interrupts
 Exception Numbers 16-50
 Timer0-3 IRQ numbers are 17-20
 UARTO-3 IRQ numbers are 21-24
 Vector table is at 0x0 after reset.
- 32 programmable priorities
- Each vector table entry contains the exception handler's address (i.e. entry point)

Exceptions (2)

Address	Exception Number	Value (Word Size)	
0x0000 00000	-	MSP initial value	
0x0000 0004	1	Reset vector (program counter initial value)	
8000 0000x0	2	NMI handler starting address	
0x0000 000C	3	Hard fault handler starting address	
		Other handler starting address	



Exception Stack Frame




(Image Courtesy of [1])

CORTEX-M3 SOFTWARE DEVELOPMENT

- ARM stores there registers automateully

AAPCS (ARM Architecture Procedure Call Standard)

- R0-R3
 - Input parameters Px of a function. R0=P1, R1=P2, R2=P3 and R3=P4
 - R0 is used for return value of a function
- · R12, SP, LR and PC
 - R12 is the Intra-Procedure-call scratch register.
- R4-R11
 - Must be preserved by the called function. C compiler generates push and pop assembly instructions to save and restore them automatically.



CMSIS Structure

- Hardware Abstraction Layer (HAL) for Cortex-M processor registers
 NVIC, MPU
- NVIC, MPU
 NVIC, MPU
 Standardized system exception names. For example:
 void SVC Handler();
 void URRTO_TROBANDICT();

 Standardized method of header file organization
 Common method for system initialization _ Timer

- Common method for system initialization
 SystemInit()

 Standardized intrinsic functions. For example:
 void disable irq(void);
 void enable irq(void);
 void enable irq(void);


 Common access functions for communication

 Standardized way for embedded software to determine system clock frequency
 SystemFrequency variable is defined in device driver code


- Standard specified by Kil

CMSIS Example

```
m UARTO_IRQHandler(void)
   IMPORT c_UARTO_IRQHandler
   ; push registers
   BL __cpp (c_UARTO_IRQHandler)
   ; pop registers
void c_UARTO_IRQHandler(void)
   /\ast C function that does the actual Interrupt Handling
```



SVC as a Gateway for OS Functions



System calls through SVC in C

SVC Handler in HAL.c

```
asm void SVC_Handler(void)

(
    MRS RO, MSP
    ; push registers
    ; extract SVC number from stacked PC

LDM RO, {RO-R3, R12}

BLX R12

; code to handle context switching
    ; pop registers
    MVN LR, # *NOTOXFFFFFFF9
    ; set EXC_RETURN value, Thread mode, MSP

BX LR

}
```

Hints

- Start with compile time memory pool and then change it later to dynamic memory pool.
- Start with just one ready queue and two simple user processes in your system to implement the context switching between the two processes.
- Once you get two processes working properly under context switching, add more ready queues to different priority levels and add user test process one by one to re-fine your context switching logic.

References

- 1. Yiu, Joseph, *The Definite Guide to the ARM Cortex-M3*, 2009
- 2. RealView® Compilation Tools Version 4.0 Developer Guide
- 3. ARM Software Development Toolkit Version 2.50 Reference Guide
- 4. LPC17xx User's Manual