




FPGAs for Beginners

COMPUTATIONAL COMPLEXITY


DOES $P \neq NP$?



ALGORITHMS



MACHINE LEARNING



COMPUTER VISION



IMAGE PROCESSING



INFORMATION THEORY



CRYPTOGRAPHY



MONITOR



SSD



HARDWARE



SCHEDULING




COMPUTER ARCHITECTURE



THEORETICAL COMPUTER SCIENCE

COMPUTABILITY THEORY



TURING MACHINE



AND MORE




SOFTWARE ENGINEERING



OPERATING SYSTEMS




COMPUTATIONAL SCIENCE



HACKING



APPLICATIONS



VIRTUAL REALITY



AUGMENTED REALITY



HUMAN COMPUTER INTERACTION



SIMULATION



BIG DATA



NATURAL LANGUAGE PROCESSING



TELEPRESENCE



CHATBOTS

-HEY HELLO THERE-
-ARE U A ROBOT?
-YES-
-WAIT, I MEAN NO-
-PROVE IT!
-CALCULATING...-
-I MADE YOU CAFE-

KNOWLEDGE REPRESENTATION



in HaPra:

- VHDL compiler GHDL
- Wave viewer GTKWave

in Fachprojekt:

- real chip(FPGA)
- Vivado Design Suite
 - Resource Consumption
 - Timing Analysis




Image: <https://electronics.stackexchange.com>

FPGAs : What are they and Why should you care?


Introduction

- What is FPGA?
- Where FPGA is used?
- FPGA vendors
- FPGA Architecture
- Materials for self study


Field Programmable Gate Array

- ▶ Field Programmable:
 - ▶ Schema is programmed and specified by user
- ▶ Gate Array:
 - ▶ some gate array, which can be reprogrammed

What is FPGA?



What is FPGA?



What is FPGA?


FPGA doesn't execute program!

Program


```
int main(void){
    int x = 10, y = 15;
    return 0;
}
```

```
0x00005555555545fa <+0>: push    rbp
0x00005555555545fb <+1>: mov     rbp, rsp
0x00005555555545fe <+4>: mov     DWORD PTR [rbp-0x8], 0xa
0x0000555555554605 <+11>: mov     DWORD PTR [rbp-0x4], 0xf
0x000055555555460c <+18>: mov     eax, 0x0
0x0000555555554611 <+23>: pop     rbp
0x0000555555554612 <+24>: ret
```

Basic pipelined processor



What is FPGA?




FPGAs will be used, if CPU efficiency is not enough and there are not ready-to-use ASICs

Applications

- **Aerospace & Defense**
 - Radiation-tolerant FPGAs along with intellectual property for image processing, waveform generation, and partial reconfiguration for SDRs.
- **Automotive**
 - Automotive silicon and IP solutions for gateway and driver assistance systems, comfort, convenience, and in-vehicle infotainment.
- **Data Center**
 - Designed for high-bandwidth, low-latency servers, networking, and storage applications to bring higher value into cloud deployments.
- **Video & Image Processing**
 - Computer Vision

Where FPGA is used?

FPGA top applications categories in the research community from 1992 to 2018




Field Programmable Gate Array Applications - A Scientometric Review

<https://www.mdpi.com/2079-3197/7/4/63>

FPGA Vendors

- [AMD/Xilinx](#)
- [Intel/Altera](#)
- [Lattice](#)
- [Microchip/Microsemi/Actel](#)
- [Achronix](#)
- [Efinix](#)
- [Anlogic](#)
- [Quicklogic](#)
- [Gowin](#)
- [Cologne Chip](#)
- [NanoXplore](#)


FPGA Vendors



An introduction to FPGAs and Their MPSOCs(2018): [An introduction to FPGAs and Their MPSOCs](#)


- I/O Buffer
 - Clock buffers
 - connect inputs with special clock lines
 - IO Buffers
 - matching with external circuit
- CLB
 - configurable logic block
- Block RAM
 - internal memory
- DSP
 - hardware multipliers
- Transceivers
 - serializer
 - deserializer

FPGA Architecture



CLB


FPGA Architecture



CLB Slice	LUTs	Flip-Flops	Arithmetic and Carry Chains	Wide Multiplexers	Distributed RAM	Shift Registers
SLICEL	8	16	1	F7, F8, F9	N/A	N/A
SLICEM	8	16	1	F7, F8, F9	512 bits	256 bits

- **CLB:**
 - SliceL

FPGA Architecture



FPGA Architecture


- **Look-Up Table(LUT)**

A six-input function uses:

- A1-A6 inputs
- O6 output


Two five-input or less functions use:

- A1–A5 inputs
- A6 driven High
- O5 and O6 outputs




FPGA Architecture

- Look-Up Table(LUT)



- CLB:**
 - SliceL

Arithmetic and Carry Chains




FPGA Architecture

Xilinx. 7 Series FPGAs CLB

- **CLB:**
 - SliceL

FPGA Architecture




D-type
flip-flops

Xilinx. 7 Series FPGAs CLB

FPGA Architecture


- **CLB:**
 - SliceL



Xilinx. 7 Series FPGAs CLB


- **CLB:**
 - SliceM

FPGA Architecture




- **CLB:**
 - SliceM

FPGA Architecture




- **CLB:**
 - SliceM

FPGA Architecture




UG474_c2_07_101210





- **BRAM(Block RAM)**

FPGA Architecture




Xilinx. BRAM UltraScale




Xilinx. BRAM UltraScale

- BRAM(Block RAM)**




X17302-020415



X17295-020413

FPGA Architecture




X17315-012617

Xilinx. BRAM UltraScale


FPGA Architecture

- **BRAM(Block RAM)**



FPGA Architecture


- DSP48E2(Digital Signal Processing)**



*These signals are dedicated routing paths internal to the DSP48E2 column. They are not accessible via general-purpose routing resources.

FPGA Architecture


- DSP48E2(Digital Signal Processing)**




FPGA Architecture

- **DSP48E2(Digital Signal Processing)**

- Multiplier 27 x 18





- Multiplier 3 x 3



FPGA Architecture

- DSP48E2(Digital Signal Processing)**



FPGA Architecture

● Clock

- *PLL/DLL(Phase/Delay Locked Loop)*
- *MMCM(Mixed-Mode Clock Manager)*







Figure 3-1: Detailed MMCM Block Diagram



UG472_v1_33_090712



FPGA Architecture

- Interconnects





FPGA Architecture

- Interconnects



FPGA Architecture


- Interconnects



FPGA Architecture

- **Other Blocks**
 - PCI Express
 - high-speed transceiver
 - controller external memory
 - ADC
 - Processors

Zynq UltraScale+ MPSoC ZCU104



- CLB - 504k
- BRAM - 38 Mb
- DSP - 1728
- I/O Pins - 464
- Arm Cortex-A53

Zynq UltraScale+ MPSoC ZCU104

The 6 steps to implement designs on FPGA's remotely

1. Establishing a VPN connection with the university network
2. Establishing a remote connection using X2GO client
3. Establishing a remote connection using SSH
4. Start the hw_server application
5. Implementation of VHDL program on Vivado Design Suite
6. Setup and Program FPGA

Books and papers

[11 Reasons You Should NOT use an FPGA for a Design, and Four Reasons You Should](#)

[David Harris, Sarah Harris. «Digital Design and Computer Architecture»](#) - must read, for every Digital Designer

[Pong Chu.«FPGA prototyping by VHDL examples»](#)

[Peter J. Ashenden. «The Designer's Guide to VHDL»](#)

[100 Power Tips for FPGA Designers](#)

[Steve Kilts. «Advanced FPGA Design»](#)

[Digital Arithmetic](#) - many realisation of multiplier, adder and etc.

[Altera. «Understanding Metastability»](#)

[Asynchronous & Synchronous Reset](#)

Tutorials, blogs

<https://www.fpga4fun.com/> - different projects on FPGA

projectf.io - grafics on FPGA

beyond-circuits.com - blog about FPGA

<https://vhdlwhiz.com> - development blog about VHDL and courses

[adiuvoengineering](https://adiuvoengineering.com) - Adam Taylor's personal blog (Microzed Chronicles)

<https://www.fpga4student.com> - portal with FPGA projects

[FPGA designs with VHDL](#)

<https://verificationacademy.com> - Portal and competence center for verification of FPGA projects

[UVM Tutorial for Candy Lovers](#) - Source Code (GitHub)

[UVM Tutorial for Candy Lovers](#) - Official site

ZCU104 Manuals

[Zynq UltraScale+ MPSoC ZCU104](#)

[Configurable Logic Block](#)

[Memory Resources](#)

[DSP Slice](#)

[Clocking Resources](#)

[SelectIO Resources](#)

[Vivado Design Suite](#)

[Synthesis](#)

[Zynq UltraScale+ Device](#)

Youtube tutorials and more

[David L. Jones \(EEVblog\). «What Is An FPGA?»](#)

[Mohammad S. Sadri](#) - lessons about Zynq

[Vipin Kizheppatt](#) - mini lessons about FPGA and work with it

[NANDLAND](#)

[How To Create Difficult FPGA Designs with CPU, MCU, PCIE, ... \(with Adam Taylor \)](#)

[Xilinx. «Getting Started with the Vivado IDE»](#)

[High-Speed Serial I/O Made Simple](#)

Automotive: [example1](#) and [example2](#)

[SDR.How does it work?](#)

[Data Center Acceleration](#)

[High Performance Computing](#)

[Computer Vision Project with zynq board](#)

[FPGA based Astronomy](#)

Thanks to Mikail Yayla, Sanad Marji and Maksim Tolkachev
from STC Metrotek for their advice in preparing this report

Thank you
for your attention