
中山大学本科生期末考试


考试科目:《数字电路》(A卷)

兴	年学期: 2017 学年	笠 一 労 扣	姓	4 .	
					_
学	院/系:电子与信	息工程学院	学	<u> </u>	
考	试方式: 闭卷		年级一	专业:	
考	试时长: 120 分钟		班	别:	
岩	警示 《中山大学技	受予学士学位工作:	细则》第八名	朵:" 考试	作弊者,不授予学士学位。
	以下为记	、题,共2道大题,总	总分 100 分,考	生请在答品	题纸上作答
<u> </u>	、填空题(共 25	小题,每个答案:	2 分,共 50) 分)	
 Convert the decimal -86 to signed binary(把十进制数-86 转为带符号二进制数):					
			A A A A A A B B B B B B	A	$ \begin{array}{c ccccc} A_5 & & & & & & & & & & & \\ A_5 & & & & & & & & & & \\ A_6 & & & & & & & & & & \\ A_7 & & & & & & & & & & & \\ & & & & & & & &$
11	(Question. 8) The time interval il	(Question. 9)	·		(Question. 10)


12. If the output signal of a one shot circuit is obtained as follow, determine whether this one shot is retriggerable or not ? (如果一个单稳电路的输出信号如下图所示,确定这个单稳是否可重复触发?):____;



- 13. The given circuit based on 555 timer is a (图中所示基于 555 定时器的电路为):_____
- 14. For the given circuit, assume the input frequency (*f_{in}*) is 512 Hz(对于给定电路,假设输入信号频率 *f_{in}* 为 512 Hz), the output frequency (*f_{out}*) will be(则输出信号频率 *f_{out}* 为):_____;




- 15. The delay time caused by a 8-bit serial-in/ serial-out shift register is(一个八位串入/串出 移位寄存器提供的延迟时间为):____clock period(s)(时钟周期);
- 16. If the present state for a 4-bit Johnson counter is 1100(如果一个四位 Johnson Counter 的 当前状态是 1100), the next state is(那么下一个状态是): ;
- 17. The main advantage of static RAM compared to dynamic RAM is (相比于动态 RAM, 静态 RAM 的主要优点为):____;
- 18. Among Mask ROM, PROM and EEPROM (在 Mask ROM, PROM 和 EEPROM 中), which cell is erasable? (哪种 ROM 可擦除?)____;
- 19. Which type of memory expansion is implemented using the circuit shown? (图中所示电路是用来实现何种内存扩展?)____;
- 20. The number of comparators required in a 8-bit flash ADC is (一个 8 位快速 ADC 中所需要的比较器数目是):____;
- 21. The ADC circuit shown is a (图中所示是哪种类型 ADC 电路):_____;




- 22. The DAC circuit shown is a (图中所示是哪种类型 DAC 电路): ;
- 23. What is the logic function performed by the circuit? (该电路实现的逻辑功能是?): ;
- 24. Will Q2 be on or off for the given inputs? (给定以下输入 A、B 的组合, Q2 是导通或截止?)

A=Low, B=Low:____; A=Low, B=High:____;




二、分析设计题(共 4 小题, 共 50 分)

1. Write the output expression for the circuit shown below, obtain the truth table according to the expression, and determine the logic function. (写出所示逻辑电路的输出表达式,列出真值表,并确定其逻辑功能) (8 points)




- 2. Design a 1 bit full subtractor (设计一个一位全减器来计算 A-B-C), which computes A-B-C, where C is the borrow from the next less significant digit (其中 C 是来自低位的借位). It produce a difference D and a borrow from the next more significant bit P. (它将得到差 D 和对高位的借位 P)
- (a) Implement the full subtractor by gates(write down the logic functions for the D and P, don't draw the circuit diagram) (采用逻辑门实现这个全减器,只需写出 D 和 P 的逻辑表达式,不需要画出电路图) (8 points)
- (b) Implement the full subtractor by 74LS153 multiplexer and some gates (draw the circuit diagram). 74HC153 has two identical 4-input multiplexers which select two bits of data from up to four sources according to common data select inputs. (采用 74LS153 和逻辑 门来实现这个全减器,需画出具体电路图,其中 74HC153 包含两个四输入多路复用器) (4 points)



(Question. 2)

3. Determine the logic function of the circuit sketched below. (确定下图所示电路的逻辑功能) The detailed procedure is required. (需给出具体过程) (14 points)



(Question. 3)

4. Design a synchronous modulus-5 counter using D flip-flops and necessary gates(用 D 触 发器和必要逻辑门设计一个同步模-5 计数器). The counter is required to go through the following sequence: 0->2->4->1->3->0->.... (要求计数器产生以下时序: 0, 2, 4, 1, 3, 0,...) The detailed procedure is required. (需给出具体过程). (16 points)