


TFF:



DFF:



entity DFF is Port (d : in STD_LOGIC; clk : in STD_LOGIC; rst : in STD_LOGIC; q : out STD_LOGIC); end DFF; architecture Behavioral of Affets (Netill begin process(clk, rst) begin if (rst = '0') then q <= '0'; elsif (rising_edge(clk)) then end if; end process; end Behavioral;



Rippler Counter:

```
entity ripple_counter is
    Port ( clk : in STD LOGIC;
          rst : in STD_LOGIC;
           enable : in STD LOGIC;
                : inout STD_LOGIC_VECTOR (3 downto 0));
end ripple counter;
architecture Behavioral of ripple_counter is
    component TFF is
        port(
           t : in STD LOGIC;
           clk : in STD_LOGIC; ___ CK
           rst : in STD_LOGIC; ~~ Ne set
            q : inout STD LOGIC
            );
    end component;
begin
tff_instance1: TFF port TFC # 1
map(
t => enable,
clk => clk,
rst => rst,
q \Rightarrow Q(0);
tff_instance2: TFF port 7 FF # 2
map(
t => enable,
clk \Rightarrow Q(0),
rst => rst,
q \Rightarrow Q(1);
tff_instance3: TFF port TFF #3
map(
t => enable,
clk \Rightarrow Q(1),
rst => rst,
q \Rightarrow Q(2);
tff_instance4: TFF port \_FF # 4
map(
t => enable,
clk \Rightarrow Q(2),
rst => rst,
q \Rightarrow Q(3);
end Behavioral;
```

