

Design and Performance Analysis of a 6T SRAM Cell and Peripherals

Project Report

Implemented using 90nm CMOS Technology

Ishaan Singhal
Delhi Technological University

Contents

1	Introduction	3
1.1	Project Objective	3
2	6T SRAM Cell Design	4
2.1	Circuit Explanation	4
3	SRAM Write Operation Analysis	5
3.1	Write Logic '1'	5
3.2	Write Logic '0'	7
4	SRAM Read Operation Analysis	8
4.1	Read Logic '1'	8
4.2	Read Logic '0'	10
5	Stability Analysis (Butterfly Curve)	11
6	Pre-Charge Circuit	12
6.1	Circuit and Testbench	12
6.2	Timing Analysis	14
7	Sense Amplifier	15
7.1	Circuit and Testbench	15
7.2	Timing Analysis	16
8	Write Driver	17
8.1	Circuit and Testbench	17
8.2	Timing Analysis	18
9	Top Design: 4x4 Memory Array	19
9.1	Circuit Diagram	19
9.2	Full System Timing Analysis	20
10	Conclusion	21

1 Introduction

Static Random Access Memory (SRAM) is essentially the "muscle memory" of modern computing. It is used wherever speed is the absolute priority, such as in the Cache Memory (L1, L2, L3) of a CPU. The **word** "Static" means that unlike its cheaper cousin, Dynamic RAM (DRAM), SRAM does not need to be constantly refreshed to keep its data. As long as power is supplied, the data stays locked in.

While DRAM uses a single capacitor to store charge (which acts like a leaky bucket), SRAM uses a team of six transistors to form a latch. This makes it significantly faster and more robust, but also more expensive in terms of silicon area.

1.1 Project Objective

The main goal of this project is to build a complete 16-bit (4x4) SRAM memory array from scratch. We are not just designing the storage unit; we are building the entire support system that makes it work. The project is divided into four key stages:

1. **The Core:** Design and simulation of the 6T SRAM Cell (The storage unit).
2. **The Health Check:** Analysis of Read and Write Stability (Butterfly Curves).
3. **The Support Crew:** Design of Peripheral Circuits:
 - **Pre-Charge Circuit:** The **Cleaning Crew** that resets the lines.
 - **Sense Amplifier:** The **Spy** that detects weak signals.
 - **Write Driver:** The **Bully** that forces data into the cell.
4. **Integration:** Connecting everything into a fully functional 4x4 Array.

This report details the schematic design, testbench setup, and timing analysis for every component listed above.

2 6T SRAM Cell Design

The fundamental building block of this memory array is the 6-Transistor (6T) SRAM cell. This is where the single bit of binary information (Logic 0 or Logic 1) actually lives.

2.1 Circuit Explanation

The circuit uses four transistors to form two cross-coupled inverters. Think of these as two people holding hands in a circle—if one lets go, the loop breaks. This loop creates a "Latch" that locks the data in a stable state. The remaining two transistors are the "Access Gates" (or doors) that connect this private loop to the outside world (the **Bit Lines**) only when we ask them to.




Figure 1: Schematic of the 6T SRAM Cell.

How it works:

- **Hold Mode (Storage):** When the **Word Line (WL)** is Low (0V), the doors are closed. The internal latch is isolated from the noisy outside world. It sits there reinforcing its own data indefinitely.
- **Read/Write Mode (Access):** When **WL** is High (1.8V), the doors open. The **Bit Lines (BL and BLbar)** can now "talk" to the internal storage nodes (**Q** and **Qbar**).

3 SRAM Write Operation Analysis

Writing to an SRAM cell is an act of brute force. The internal latch wants to keep its old value. To change it, we use powerful external **Write Drivers** to overpower the internal transistors and force them to flip.

3.1 Write Logic '1'

To write a '1', we need to force the internal node Q to High and Qbar to Low. We do this by setting the external **Bit Line (BL)** to a strong 1.8V and the **Bit Line Bar (BLbar)** to a strong 0V.




Figure 2: Testbench Setup for Write '1' Operation.




Figure 3: Waveform results for Write '1'.

What is happening in the graph:

- 1. The Setup:** Initially, the **Word Line** (Red trace) is Low. The cell is closed.
- 2. The Force:** The **Write Driver** sets **BL** to High (Purple) and **BLbar** to Low (Cyan). They are waiting at the door.
- 3. The Breach:** At 2.0ns, the **Word Line** goes High (Red pulse). The doors open.
- 4. The Flip:** Look at the internal nodes **Q** (Green) and **Qbar** (Pink). Even though they might have been holding a '0' before, the strong external lines force **Q** up to 1.8V and **Qbar** down to 0V.
- 5. Success:** The lines cross, and the cell now firmly holds a '1'.

3.2 Write Logic '0'

To write a '0', we simply reverse the attack. We force the **Bit Line (BL)** to 0V and the **Bit Line Bar (BLbar)** to 1.8V.




Figure 4: Testbench Setup for Write '0' Operation.



Figure 5: Waveform results for Write '0'.

What is happening in the graph: 1. The inputs are flipped: **BL** is Low and **BLbar** is High. 2. When the **Word Line (WL)** opens the door, the strong 0V on **BL** drains the charge out of node **Q**. 3. Simultaneously, the 1.8V on **BLbar** rushes into node **Qbar**. 4. **The Result:** **Q** (Cyan trace) crashes down to 0V, and **Qbar** (Pink trace) shoots up to 1.8V. 5. The cell has been successfully overwritten to store a '0'.

4 SRAM Read Operation Analysis

Reading is much more delicate than writing. In writing, we "shouted" at the cell. In reading, we have to "listen" to it. We pre-charge the lines to full voltage, disconnect the power, and then let the tiny SRAM cell gently pull one of the lines down.

4.1 Read Logic '1'

The cell is holding a '1' ($Q=1$, $Q\bar{b}=0$).




Figure 6: Testbench Setup for Read '1'.



Figure 7: Waveform results for Read '1'.

The Logic of the Read: 1. **Pre-Charge:** Both **BL** and **BLbar** start at a full 1.8V (High). Imagine two full buckets of water. 2. **Access:** When **WL** (Red) goes High, the cell connects to these buckets. 3. **The Action:** Since the cell stores a '1', the internal Qbar side is at 0V (Ground). 4. **The Discharge:** The 0V at Qbar acts like a drain hole. It starts sucking the charge out of the **BLbar** line. 5. **The Evidence:** Look at the Cyan trace (**BLbar**). It starts drooping down. Meanwhile, the Purple trace (**BL**) stays perfectly full because the Q side is High. 6. **Conclusion:** This splitting of the lines (one stays high, one drops) is how the system knows a '1' is stored.

4.2 Read Logic '0'

The cell holds a '0' ($Q=0$, $Qbar=1$).




Figure 8: Testbench Setup for Read '0'.



Figure 9: Waveform results for Read '0'.

The Logic of the Read: 1. Again, both lines start full (1.8V). 2. When **WL** opens the door, the cell connects. 3. This time, since **Q** is 0V (Low), it is the **Q** side that acts as the drain. 4. **The Evidence:** In the waveform, you can see the Cyan trace (**BL**) dropping. The Red trace (**BLbar**) stays High. 5. Because the main **Bit Line** dropped, the system knows a '0' was stored.

5 Stability Analysis (Butterfly Curve)

How do we know the cell won't accidentally flip when we try to read it? We measure this using the **Static Noise Margin** (SNM), visualized as the "Butterfly Curve."




Figure 10: SRAM Butterfly Curve.




Figure 11: Testbench for Stability Analysis.

Reading the Butterfly: This graph plots the strength of the left inverter against the strength of the right inverter. The "Wings" are the voltage transfer curves. The "Eyes" (the square openings in the middle) represent the stability. **The Rule:** The larger the square that fits inside these eyes, the more stable the cell is. If the eyes were closed or small, a tiny bit of electrical noise could corrupt our data. Our wide, open eyes indicate a very robust design.

6 Pre-Charge Circuit

The **Pre-Charge** circuit is the **Cleaning Crew** of the memory system. Before we can read any data, we need the **Bit Lines** to be in a known state (1.8V). If we left them at random voltages from the last operation, we would get garbage data.

6.1 Circuit and Testbench




Figure 12: Pre-Charge Circuit Schematic.




Figure 13: Pre-Charge Testbench.

6.2 Timing Analysis




Figure 14: Pre-Charge Timing Diagram.




Figure 15: Current Trend during Pre-Charge.

How it works: The circuit uses 3 PMOS transistors.

- The Reset Signal:** In the timing diagram, the Red trace is the Pre-Charge Enable signal.
- The Action:** When this signal drops to 0V, the transistors turn ON. It connects the **Bit Lines** directly to the power supply.
- The Result:** Look at the **Bit Lines** (Cyan and Green). They might start at 0V (empty), but the moment the **Pre-Charge** hits, they shoot up to 1.8V.
- Equalization:** There is a third transistor connecting **BL** directly to **BLbar**. This ensures they are perfectly equal, removing any bias before the read begins.

7 Sense Amplifier

The **Sense Amplifier** is the **Spy** of the operation. The SRAM cell is weak; it takes a long time to pull a **Bit Line** all the way to 0V. We don't want to wait that long. The **Sense Amp** detects a tiny voltage difference (like 0.2V) and instantly amplifies it to a full digital "0" or "1".

7.1 Circuit and Testbench




Figure 16: Sense Amplifier Schematic.




Figure 17: Sense Amplifier Testbench.

7.2 Timing Analysis




Figure 18: Sense Amplifier Response (Reading '1').




Figure 19: Sense Amplifier Response (Reading '0').

The Decision Moment: 1. **The Race:** Look at the inputs (Red and Green lines). They start falling, but one falls slightly faster. This gap is the "whodata." 2. **The Trigger:** The Orange trace is the "Sense Enable" (SE) signal. At this moment, the **Sense Amp** wakes up. 3. **The Split:** As soon as SE goes High, the amplifier catches that tiny gap and rips the lines apart. 4. **The Output:** Look at the Cyan and Purple lines. One shoots to 1.8V, the other crashes to 0V. 5. This proves the amplifier can take a "whisper" of a signal and turn it into a clear digital decision.

8 Write Driver

The **Write Driver** is the **Bully**. The SRAM cell tries to hold onto its data with a feedback loop. The **Write Driver** is designed with huge transistors to simply overpower that loop and force new data in.

8.1 Circuit and Testbench




Figure 20: Write Driver Schematic.




Figure 21: Write Driver Testbench.

8.2 Timing Analysis




Figure 22: Write Driver Output Waveforms.

How the Bully works: 1. **The Command:** The Top Red trace is the Data Input toggling between 0 and 1. 2. **The Permission:** The Green trace is "Write Enable" (**WE**). The driver only acts when this is High. 3. **The Force:** When **WE** is High, look at the **Bit Lines** (Bottom Cyan and Purple). They follow the Data perfectly and snap to 1.8V or 0V instantly. 4. **The Float:** When **WE** is Low (in the gaps), the driver disconnects, leaving the lines floating. This is crucial so it doesn't interfere with reading later.

9 Top Design: 4x4 Memory Array

This is the Final Boss. We connect the Cells, the **Cleaning Crew** (Pre-Charge), the **Spy** (Sense Amp), and the **Bully** (Write Driver) into a complete 4-row by 4-column memory grid.

9.1 Circuit Diagram




Figure 23: Schematic of the complete 4x4 SRAM Array.

9.2 Full System Timing Analysis

We ran a "Full Cycle" simulation: Write a value -> Reset -> Read the value back.




Figure 24: Testbench setup for Top Design Read/Write '1'.




Figure 25: Full System Timing: Write '1' followed by Read '1'.

The Story of the Simulation (Write 1 / Read 1): These waveforms tell the complete story of a memory cycle.

- 1. Write Cycle (First Half):** The **Write Enable** signal goes High. The **Bully** blasts data into the selected cell. You can see the internal node Q (Cyan trace) flipping to the new value.
- 2. Pre-Charge (The Gap):** The **Cleaning Crew** resets the system. The lines charge up to 1.8V.
- 3. Read Cycle (Second Half):** The **Write Driver** stays quiet. The **Word Line** opens. The **Sense Amp** fires.
- 4. The Victory:** Look at the **Sense Amplifier** output (Purple/Pink traces). It transitions to the exact same logic level we wrote in step 1.




Figure 26: Testbench setup for Top Design Read/Write '0'.




Figure 27: Full System Timing: Write '0' followed by Read '0'.

The Story of the Simulation (Write 0 / Read 0): 1. **Write Cycle:** The **Write Enable** goes High with Data set to 0. The internal node Q drops to 0V. 2. **Read Cycle:** After pre-charging, the **Word Line** opens. The **Sense Amplifier** detects the low value stored in the cell. 3. **Confirmation:** The output stays Low, confirming that the '0' was successfully stored and retrieved.

10 Conclusion

This project report detailed the design and analysis of a 16-bit SRAM array in 90nm CMOS technology. We successfully designed the 6T cell with proper sizing for stability. We verified that the **Pre-Charge** circuit cleans the lines, the **Sense Amplifier** detects weak signals, and the **Write Driver** successfully overwrites data. Finally, the integration of these blocks into a 4x4 array was simulated, demonstrating correct Write and Read operations with stable timing margins. The design meets the objectives of high-speed and reliable data storage.