





ZYNQ_CLK



ZYNQ_RST




PS



آرتمیس کاریا
www.artemiskaria.ir
آرتمیس کاریا (آلینکس) - فناوری FPGA


BOOT_OPTION




www.artemiskaria.ir

Title			
SDR P20X-FPGA_PS			
Size	Document Number		Rev
	Artemis Karia		1.0
Date:	Friday, April 14, 2023	Sheet	6 of 17


FPGA_PL




DDR_INTERFACE




PS_DDR3






USB2.0 Host/Slave






SD CARD






[6] FPGA_SD_DATA3
[6] FPGA_SD_DATA2
[6] FPGA_SD_DATA1
[6] FPGA_SD_DATA0
[6] FPGA_SD_CMD
[6] FPGA_SD_CLK

LEVEL
SHIFT











GRM0335C1H180JA01D




CLK IN/OUT




TCXO/VCTCXO



LED



EXT CON



RF SHIELD

