

# 8-/10-/12-Bit Voltage Output Digital-to-Analog Converter with EEPROM and $I^2C^{TM}$ Interface


#### Features:

- · Output Voltage Resolutions:
  - 12-bit: MCP4726
  - 10-bit: MCP4716
  - 8-bit: MCP4706
- · Rail-to-Rail Output
- · Fast Settling Time of 6 µs (typical)
- · DAC Voltage Reference Options:
  - V<sub>DD</sub>
  - V<sub>REF</sub> Pin
- · Output Gain Options:
  - Unity (1x)
  - 2x, only when V<sub>REF</sub> pin is used as voltage source
- · Nonvolatile Memory (EEPROM):
  - Auto Recall of Saved DAC register setting
  - Auto Recall of Saved Device Configuration (Voltage Reference, Gain, Power-Down)
- · Power-Down modes:
  - Disconnects output buffer
  - Selection of  $V_{OUT}$  pull-down resistors (640 k $\Omega$ , 125 k $\Omega$ , or 1 k $\Omega$ )
- Low-Power Consumption:
  - Normal Operation: 210 μA typical
  - Power-Down Operation: 60 nA typical (PD1:PD0 = 11)
- · Single-Supply Operation: 2.7V to 5.5V
- I<sup>2</sup>C™ Interface:
  - Eight Available Addresses
  - Standard (100 kbps), Fast (400 kbps), and High-Speed (3.4 Mbps) modes
- · Small 6-lead SOT-23 and DFN (2x2) Packages
- Extended Temperature Range: -40°C to +125°C

#### Applications:

- · Set Point or Offset Trimming
- Sensor Calibration
- · Low-Power Portable Instrumentation
- PC Peripherals
- Data Acquisition Systems
- Motor Control

#### Package Types



#### **Description:**

The MCP4706/4716/4726 are single channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DAC) with nonvolatile memory and an I<sup>2</sup>C serial interface. This family will also be referred to as MCP47X6.

The  $V_{REF}$  pin or the device  $V_{DD}$  can be selected as the DAC's reference voltage. When  $V_{DD}$  is selected,  $V_{DD}$  is connected internally to the DAC reference circuit. When the  $V_{REF}$  pin is used, the user can select the output buffer's gain to 1 or 2. When the gain is 2, the  $V_{REF}$  pin voltage should be limited to a maximum of  $V_{DD}/2$ .

The DAC register value and Configuration bits can be programmed to nonvolatile memory (EEPROM). The nonvolatile memory holds the DAC register and Configuration bit values when the device is powered off. A device Reset (such as a Power-on Reset) latches these stored values into the volatile memory.

Power-Down modes enable system current reduction when the DAC output voltage is not required. The  $V_{\rm OUT}$  pin can be configured to present a low, medium, or high resistance load.

These devices have a two-wire  $I^2C^{TM}$  compatible serial interface for standard (100 kHz), fast (400 kHz), or High-Speed (3.4 MHz) mode.

These devices are available in small 6-pin SOT-23 and DFN 2x2 mm packages.

EEPROM

Control Logic

SCL

### **Block Diagram** VREF V<sub>REF1</sub>:V<sub>REF0</sub> Reference Selection V<sub>DD</sub>-Gain (1x or 2x) (G = 0 or 1) VRL VDD PD1:PD0 Vout Vss Op Buffer Amp I<sup>2</sup>C™ Interface Logic DAC Register 0 Resistor Ladder PD1:PD0 SDA

 $V_{W}$ 

#### 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings †

Voltage on V <sub>DD</sub> with respect to V <sub>SS</sub>	0.6V to +6.5V
Voltage on all pins with respect to V <sub>SS</sub>	0.3V to V <sub>DD</sub> + 0.3V
Input clamp current, $I_{IK}$ ( $V_I < 0$ , $V_I > V_{DD}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O$ < 0 or $V_O$ > $V_{DD}$ )	±20 mA
Maximum input current source/sunk by SDA, SCL pins	2 mA
Maximum output current sunk by SDA Output pin	25 mA
Maximum current out of V <sub>SS</sub> pin	50 mA
Maximum current into V <sub>DD</sub> pin	50 mA
Maximum current sourced by the V <sub>OUT</sub> pin	40 mA
Maximum current sunk by the V <sub>OUT</sub> pin	40 mA
Maximum current sunk by the V <sub>REF</sub> pin	40 μΑ
Package power dissipation (T <sub>A</sub> = +50°C, T <sub>J</sub> = +150°C)	
SOT-23-6	
DFN-6	
Storage temperature	65°C to +150°C
Ambient temperature with power applied	55°C to +125°C
ESD protection on all pins	≥6 kV (HBM)
	≥ 400V (MM)
Maximum Junction Temperature (T <sub>J</sub> )	+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V, RL = 5 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF,  $T_A = -40^{\circ}$ C to +125°C. Typical values at +25°C.

<b>Parameters</b>	Symbol	Min	Typical	Max	Units	Conditions
Power Requirements						
Input Voltage	V <sub>DD</sub>	2.7		5.5	V	
Input Current	I <sub>DD</sub>	(2)	210	400	μA	V <sub>REF1</sub> :V <sub>REF0</sub> = 00, SCL = SDA = V <sub>SS</sub> , V <sub>OUT</sub> is unloaded, volatile DAC Register = 0x000
		xx	210	400	μA	$V_{REF1}$ : $V_{REF0} = 11$ , $V_{REF} = V_{DD}$ , SCL = SDA = $V_{SS}$ , $V_{OUT}$ is unloaded, volatile DAC Register = $0x000$
Power-Down Current	I <sub>DDP</sub>	(r <del>2</del>	0.09	2	μA	PD1:PD0 = 01 (Note 6), V <sub>OUT</sub> not connected
Power-On Reset Threshold	V <sub>POR</sub>	23	2.2		V	RAM retention voltage, (V <sub>RAM</sub> ) < V <sub>POR</sub>
Power-Up Ramp Rate	V <sub>RAMP</sub>	1		_	V/S	(Note 1, Note 4)
DC Accuracy						
Offset Error	Vos		±0.02	0.75	% of FSR	Code = 0x000h
						$V_{REF1}:V_{REF0} = 00, G = 0$
Offset Error	V <sub>OS</sub> /°C	(10-10)	±1		ppm/°C	-40°C to +25°C
Temperature Coefficient	04,65507	(10-0)	±2	A-10	ppm/°C	+25°C to +85°C
Zero-Scale Error	E <sub>ZS</sub>	((4 - 47))	0.13	2.0	LSb	MCP4706, Code = 0x00h
		(12 - 24)	0.52	7.7	LSb	MCP4716, Code = 0x000h
		(4 <del></del>	2.05	30.8	LSb	MCP4726, Code = 0x000h
Full-Scale Error	E <sub>FS</sub>	(16 (7)	0.3	5.2	LSb	MCP4706, Code = 0xFFh
	DAMES.	(10-0-0)	1.1	20.5	LSb	MCP4716, Code = 0x3FFh
		10-20	4.1	82.0	LSb	MCP4726, Code = 0xFFFh
Gain Error	9 <sub>E</sub>	-2	-0.10	2	% of FSR	MCP4706, Code = 0xFFh
(Note 2)						$V_{REF1}:V_{REF0} = 00, G = 0$
		-2	-0.10	2	% of FSR	MCP4716, Code = 0x3FFh
						V <sub>REF1</sub> :V <sub>REF0</sub> = 00, <b>G</b> = 0
		-2	-0.10	2	% of FSR	MCP4726, Code = 0xFFFh
						V <sub>REF1</sub> :V <sub>REF0</sub> = 00, G = 0
Gain Error Drift	∆G/°C	3323	-3	_	ppm/°C	
Resolution	n		8		bits	MCP4706
			10		bits	MCP4716
			12		bits	MCP4726
INL Error	INL	-0.907	±0.125	+0.907	LSb	MCP4706 (codes: 6 to 250)
(Note 7)		-3.625	±0.5	+3.625	LSb	MCP4716 (codes: 25 to 1000)
		-14.5	±2	+14.5	LSb	MCP4726 (codes: 100 to 4000)
DNL Error	DNL	-0.05	±0.0125	+0.05	LSb	MCP4706 (codes: 6 to 250)
(Note 7)		-0.188	±0.05	+0.188	LSb	MCP4716 (codes: 25 to 1000)
		-0.75	±0.2	+0.75	LSb	MCP4726 (codes: 100 to 4000)

1: This parameter is ensured by design and is not 100% tested.

- 2: This Gain error does not include Offset error. See Section 1.0 "Electrical Characteristics" for more details in plots.
- Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
- 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub>
- This parameter is ensured by characterization, and not 100% tested.
  The PD1:PD0 = 10, and '11' configurations should have the same current.
- 7:  $V_{DD} = V_{REF} = 5.5V$ .

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Electrical Specifications: Unless otherwise indicated, V<sub>DD</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, R<sub>L</sub> = 5 kΩ from V<sub>OUT</sub> to GND, C<sub>L</sub> = 100 pF,  $T_A = -40$ °C to +125°C. Typical values at +25°C. Symbol Min Units Conditions **Parameters** Typical Max **Output Amplifier** Minimum Output V<sub>OUT(MIN)</sub> 0.01 Output Amplifier's minimum drive Voltage V Output Amplifier's maximum drive Maximum Output V<sub>OUT(MAX)</sub> V<sub>DD</sub> -0.04 Voltage PM Phase Margin 66 C<sub>1</sub> = 400 pF, R<sub>1</sub> = ∞ Degree (°) Slew Rate SR 0.55 V/µs Short Circuit Current 15 24 mA Isc Settling Time 6 μs Note 3 t<sub>SETTLING</sub> Power-Down Output PD1:PD0 = 00 -> 11, '10', or '01' 1 μs PDD Disable Time Delay started from falling edge SCL at end of  $V_{OUT} = V_{OUT} - 10 \text{ mV. } V_{OUT} \text{ not}$ connected. Power-Down Output PD1:PD0 = 11, '10', or '01' -> "00" 10.5 T<sub>PDF</sub> μs **Enable Time Delay** started from falling edge SCL at end of Volatile DAC Register = FFh,  $V_{OUT} = 10 \text{ mV. } V_{OUT} \text{ not connected.}$ External Reference (V<sub>REF</sub>) (Note 1) ٧ Input Range VREF 0.04 V<sub>DD</sub> -Buffered mode 0.04 V Unbuffered mode 0  $V_{DD}$ Input Impedance RVREF 210 kΩ Unbuffered mode Input Capacitance C REF 29 рF Unbuffered mode  $V_{REF} = 2.048V \pm 0.1V$ -3 dB Bandwidth 86.5 kHz  $V_{REF1}:V_{REF0} = 10, G = 0$  $V_{REF} = 2.048V \pm 0.1V$ 67.7 kHz V<sub>REF1</sub>:V<sub>REF0</sub> = 10, G = 1  $V_{REF} = 2.048V \pm 0.1V$ Total Harmonic THD -73 dB  $V_{REF1}:V_{REF0} = 10, G = 0,$ Distortion Frequency = 1 kHz Dynamic Performance (Note 1) Major Code Transition 45 nV-s 1 LSb change around major carry

Note 1: This parameter is ensured by design and is not 100% tested

2: This Gain error does not include Offset error. See Section 1.0 "Electrical Characteristics" for more details in plots.

nV-s

(800h to 7FFh)

3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).

<10

- 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub> over time.
- 5: This parameter is ensured by characterization, and not 100% tested.
- 6: The PD1:PD0 = 10, and '11' configurations should have the same current.
- 7:  $V_{DD} = V_{REF} = 5.5V$ .

Glitch

Digital Feedthrough

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 2.7V to 5.5V,  $V_{SS}$  = 0V, RL = 5 kΩ from  $V_{OUT}$  to GND,  $C_L$  = 100 pF,  $T_A$  = -40°C to +125°C. Typical values at +25°C.

<b>Parameters</b>	Symbol	Min	Typical	Max	Units	Conditions
Digital Interface			15.17			
Output Low Voltage	VoL	(4		0.4	V	I <sub>OL</sub> = 3 mA
Input High Voltage (SDA and SCL Pins)	V <sub>IH</sub>	0.7V <sub>DD</sub>		<u></u> -	V	
Input Low Voltage (SDA and SCL Pins)	V <sub>IL</sub>	23	_	0.3V <sub>DD</sub>	V	
Input Leakage	ILI	19 <del></del> 21	<del>-</del> 3	±1	μA	SCL = SDA = V <sub>SS</sub> or SCL = SDA = V <sub>DD</sub>
Pin Capacitance	C <sub>PIN</sub>	(c <del></del> ))		3	pF	(Note 5)
EEPROM	200					V.
EEPROM Write Time	T <sub>WRITE</sub>	(t <del>e - 1</del> ))	25	50	ms	
Data Retention			200	-	Years	At +25°C, (Note 1)
Endurance		1	1	1	Million Cycles	At +25°C, (Note 1)

Note 1: This parameter is ensured by design and is not 100% tested.

- 2: This Gain error does not include Offset error. See Section 1.0 "Electrical Characteristics" for more details in plots.
- 3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
- 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of V<sub>DD</sub> over time.
- 5: This parameter is ensured by characterization, and not 100% tested.
- 6: The PD1:PD0 = 10, and '11' configurations should have the same current.
- 7:  $V_{DD} = V_{REF} = 5.5V$ .

# 1.1 I<sup>2</sup>C Mode Timing Waveforms and Requirements




FIGURE 1-1: Power-On and Brown-Out Reset Waveforms.




FIGURE 1-2: I<sup>2</sup>C Power-Down Command Timing.

TABLE 1-1: RESET TIMING

Timing Characteristic	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (extended) All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7V$ to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD} = 5.5V$ , $T_{A} = +25^{\circ}\text{C}$ .					
Parameters	Min	Тур	Max	Units	Conditions	
Power-Up Reset Delay	t <sub>PORD</sub>	-	60	-	μs	Monitor ACK bit response to ensure device responds to command.
Brown-Out Reset Delay	t <sub>BORD</sub>	N <u></u>	1		μs	$V_{DD}$ transitions from $V_{DD(MIN)} \rightarrow V_{POR}$ $V_{OUT}$ driven to $V_{OUT}$ disabled
Power-Down Disable Time Delay	T <sub>PDD</sub>	14 <u></u>	2.5		μs	$V_{DD}$ = 5V PD1:PD0 $\rightarrow$ 00 (from '01', '10', or '11'), from falling edge SCL at end of ACK bit.
		8 <u>2 - 52</u>	5		μs	$V_{DD}$ = 3V PD1:PD0 $\rightarrow$ 00 (from '01', '10', or '11'), from falling edge SCL at end of ACK bit.
Power-Down Enable Time Delay	T <sub>PDE</sub>	<u> </u>	10.5		μs	PD1:PD0 $\rightarrow$ 01, '10', or '11' (from '00'), from falling edge SCL at end of ACK bit.




FIGURE 1-3: I<sup>2</sup>C Bus Start/Stop Bits Timing Waveforms.

TABLE 1-2: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

I <sup>2</sup> C™ AC Characteristics		Operating Tempe	rature	-40°C	≤ TA ≤ +	therwise specified) 125°C (Extended) Electrical Characteristics	
Param. No.	Symbol Characte		eristic	Min	Max	Units	Conditions
	F <sub>SCL</sub>	SCL pin Frequency	Standard mode	0	100	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V
			Fast mode	0	400	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V
			High-Speed 1.7	0	1.7	MHz	C <sub>b</sub> = 400 pF, 4.5V - 5.5V
			High-Speed 3.4	0	3.4	MHz	C <sub>b</sub> = 100 pF, 4.5V - 5.5V
D102	Cb	Bus capacitive	100 kHz mode	<del></del> X	400	pF	
		loading	400 kHz mode	<del></del>	400	pF	
			1.7 MHz mode	<del></del> ×	400	pF	
			3.4 MHz mode		100	pF	
90	90 Tsu:STA Start condition Setup time	100 kHz mode	4700	V <del></del> 1:	ns	Only relevant for repeated	
		Setup time	400 kHz mode	600	100	ns	Start condition
		1.7 MHz mode	160	32 <del></del> 11	ns		
		3.4 MHz mode	160	8 <del></del>	ns		
91	THD:STA	D:STA Start condition Hold time	100 kHz mode	4000	32 <del></del> 11	ns	After this period, the first
			400 kHz mode	600	10 mm	ns	clock pulse is generated
			1.7 MHz mode	160	9 <del>1</del> 11	ns	
			3.4 MHz mode	160	88	ns	
92	Tsu:sto	Stop condition	100 kHz mode	4000	52 <del></del> 11	ns	
		Setup time	400 kHz mode	600	- to-	ns	
		257	1.7 MHz mode	160	32 <del></del> 11	ns	
			3.4 MHz mode	160	ts=-	ns	
93	THD:STO	Stop condition	100 kHz mode	4000	32 <del></del> 11	ns	
	Ho	Hold time	400 kHz mode	600	28	ns	
			1.7 MHz mode	160	V <del></del> :	ns	
			3.4 MHz mode	160	ts=-	ns	
94	THYCSU	HVC to SCL Setup ti	me	25	32 <u>—</u> 13	uS	High Voltage Commands
95	T <sub>HVCHD</sub>	SCL to HVC Hold tim	e	25	\$==	uS	High Voltage Commands




FIGURE 1-4: I<sup>2</sup>C Bus Data Timing.

## TABLE 1-3: 12C BUS DATA REQUIREMENTS (SLAVE MODE)

I <sup>2</sup> C™ AC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage $V_{DD}$ range is described in <b>Electrical Characte</b>					
Sym	Characteristic		Min	Max	Units	Conditions	
100 THIGH CI	Clock high time	100 kHz mode	4000		ns	2.7V-5.5V	
		400 kHz mode	600	<u>(</u> )	ns	2.7V-5.5V	
		1.7 MHz mode	120		ns	4.5V-5.5V	
		3.4 MHz mode	60	-	ns	4.5V-5.5V	
TLOW	Clock low time	100 kHz mode	4700	<del>(4-1</del> )	ns	2.7V-5.5V	
Vallet Ford		400 kHz mode	1300	-	ns	2.7V-5.5V	
		1.7 MHz mode	320		ns	4.5V-5.5V	
		3.4 MHz mode	160	-	ns	4.5V-5.5V	
	Sym	Sym Characteristic  THIGH Clock high time	Sym Characteristic  THIGH Clock high time 100 kHz mode 400 kHz mode 1.7 MHz mode 3.4 MHz mode 100 kHz mode 400 kHz mode 400 kHz mode 1.7 MHz mode 1.7 MHz mode 1.7 MHz mode 1.7 MHz mode 400 kHz mode 400 kHz mode 1.7 MHz mode 1.7 MHz mode 1.7 MHz mode	Operating Temperature	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

- Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
  - 2: A Fast mode (400 kHz)  $I^2C^{TM}$  bus device can be used in a Standard mode (100 kHz)  $I^2C$  bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+ $t_{SU,DAT}$  = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use C<sub>b</sub> in pF for the calculations.
  - 5: Not Tested. This parameter ensured by characterization.
  - **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the  $I^2C$  bus line. If this parameter is too long, the Data Input Setup  $(T_{SU:DAT})$  or Clock Low time  $(T_{LOW})$  can be affected.

Data Input: This parameter must be longer than t<sub>SP</sub>.

Data Output: This parameter is characterized, and tested indirectly by testing T<sub>AA</sub> parameter.

- 7: Ensured by the TAA 3.4 MHz specification test.
- 8: The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

TABLE 1-3: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C™ AC Characteristics		Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (Extended)  Operating Voltage $V_{DD}$ range is described in <b>Electrical Characteristic</b>							
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions		
102A <sup>(5)</sup>	T <sub>RSCL</sub>	SCL rise time	100 kHz mode	<del>-</del>	1000	ns	C <sub>b</sub> is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF		
			1.7 MHz mode	20	80	ns	maximum for 3.4 MHz mode)		
			1.7 MHz mode 20 160	ns	After a Repeated Start condition or an Acknowledge bit				
		3.4 MHz mode	10	40	ns				
		3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit			
102B(5) T <sub>RSDA</sub>	SDA rise time	100 kHz mode	<del>-</del>	1000	ns	C <sub>b</sub> is specified to be from			
Michigan H			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF ma:		
			1.7 MHz mode	20	160	ns	for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns			
103A <sup>(5)</sup>	T <sub>FSCL</sub>	SCL fall time	100 kHz mode		300	ns	C <sub>b</sub> is specified to be from		
			400 kHz mode	20 + 0.1Cb	300	ns	10 to 400 pF (100 pF max		
			1.7 MHz mode	20	80	ns	for 3.4 MHz mode)		
		3.4 MHz mode	10	40	ns				
103B <sup>(5)</sup>	T <sub>FSDA</sub>	SDA fall time	100 kHz mode		300	ns	C <sub>b</sub> is specified to be from		
111	Action (Million or Section County Cou	400 kHz mode	20 + 0.1Cb <sup>(4)</sup>	300	ns	10 to 400 pF (100 pF max			
			1.7 MHz mode	20	160	ns	for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns			

- Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
  - 2: A Fast mode (400 kHz) I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use Cb in pF for the calculations.
  - 5: Not Tested. This parameter ensured by characterization.
  - **6:** A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the  $I^2C$  bus line. If this parameter is too long, the Data Input Setup  $(T_{SU:DAT})$  or Clock Low time  $(T_{LOW})$  can be affected

Data Input: This parameter must be longer than t<sub>SP</sub>.

 $\textbf{Data Output:} \ \ \textbf{This parameter is characterized, and tested indirectly by testing} \ \ \textbf{T}_{AA} \ \ \textbf{parameter.}$ 

- 7: Ensured by the TAA 3.4 MHz specification test.
- 8: The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

TABLE 1-3: 12C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C™ AC Characteristics		Standard Operation Operating Temperation Operating Voltage V	ature -4	40°C ≤ TA	≤ +125°	wise specified) C (Extended) ctrical Characteristics	
Param. No.	Sym	Characteristic		Min	Max	Units	Conditions
106	106 T <sub>HD:DAT</sub> Data input ho	Data input hold	100 kHz mode	0	-	ns	2.7V-5.5V, Note 6
	time	time	400 kHz mode	0		ns	2.7V-5.5V, Note 6
			1.7 MHz mode	0	<del>8(-1</del> 0)	ns	4.5V-5.5V, Note 6
			3.4 MHz mode	0	_	ns	4.5V-5.5V, Note 6
107	7 T <sub>SU:DAT</sub> Data input set	Data input setup	100 kHz mode	250	<u></u>	ns	Note 2
	time	400 kHz mode	100	-	ns		
		1.7 MHz mode	10	<u>==</u> ;	ns		
		3.4 MHz mode	10	_	ns		
109	109 T <sub>AA</sub> Output valid from clock	With the state of	100 kHz mode	-	3750	ns	Note 1, Note 8
		from clock	400 kHz mode	8 <del>2 - 22</del>	1200	ns	
				1.7 MHz mode	\$ <del></del>	150	ns
					-	310	ns
		3.4 MHz mode	% <u></u>	150	ns	Cb = 100 pF, Note 1, Note 8	
110	TBUF	Bus free time	100 kHz mode	4700	<del></del>	ns	Time the bus must be free
11.		400 kHz mode	1300	<del>87-1</del> 77	ns	before a new transmission	
			1.7 MHz mode	N/A	-	ns	can start
			3.4 MHz mode	N/A	<u> </u>	ns	

- Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
  - 2: A Fast mode (400 kHz) I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line.
    - $T_R$  max.+ $t_{SU,DAT}$  = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
  - 3: The MCP47X6 device must provide a data hold time to bridge the undefined part between V<sub>IH</sub> and V<sub>IL</sub> of the falling edge of the SCL signal. This specification is not a part of the I<sup>2</sup>C specification, but must be tested in order to ensure that the output data will meet the setup and hold specifications for the receiving device.
  - 4: Use Cb in pF for the calculations.
  - 5: Not Tested. This parameter ensured by characterization.
  - 6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.

If this parameter is too short, it can create an unintentional Start or Stop condition to other devices on the  $I^2C$  bus line. If this parameter is too long, the Data Input Setup  $(T_{SU:DAT})$  or Clock Low time  $(T_{LOW})$  can be affected.

Data Input: This parameter must be longer than t<sub>SP</sub>.

Data Output: This parameter is characterized, and tested indirectly by testing TAA parameter.

- 7: Ensured by the TAA 3.4 MHz specification test.
- 8: The specification is not part of the  $I^2$ C specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).