
# 6.3.1 SREG - AVR Status Register

The AVR status register - SREG - is defined as:



#### • Bit 7 - I: Global Interrupt Enable

The global interrupt enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the global interrupt enable register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.

# • Bit 6 - T: Bit Copy Storage

The bit copy instructions BLD (bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the register file can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the register file by the BLD instruction.

### • Bit 5 - H: Half Carry Flag

The half carry flag H indicates a half carry in some arithmetic operations. Half carry Is useful in BCD arithmetic. See Section on page 281 for detailed information.

# • Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the negative flag N and the two's complement overflow flag V. See Section "" on page 281 for detailed information.

#### Bit 3 – V: Two's Complement Overflow Flag

The two's complement overflow flag V supports two's complement arithmetics. See Section "" on page 281 for detailed information.

## • Bit 2 - N: Negative Flag

The negative flag N indicates a negative result in an arithmetic or logic operation. See Section "" on page 281 for detailed information.

## • Bit 1 - Z: Zero Flag

The zero flag Z indicates a zero result in an arithmetic or logic operation. See Section "" on page 281 for detailed information.

## • Bit 0 - C: Carry Flag

The carry flag C indicates a carry in an arithmetic or logic operation. See Section "" on page 281 for detailed information.

