## winnie jeng

# LC3 Machine Instruction

08 Jun 2020

In order to supplement our understanding of LC3 datapath, here we introduce Machine Instruciton in broad stroke to learn how data move along the datapath.

Machine Instruction are 16-bit lowest level instruction that LC3 CPU can understand.

There are 3 categories of machine instructions— Operation, Data Movement, and Control:

# Operation (ALU)

- ADD
- AND
- NOT

# Data Movement (MEMORY)

Load-bring data from external memory into the CPU

- LD
- LDR
- LDI
- LEA

Store–takes value from one of the 8 registers and save it to the memory address

- ST
- STR
- STI

## Control

Conditionals

BR--Branch, the equivalence of if-statements

Loops & Functions (Subroutines)

- JMP
- JSR
- JSRR
- RET
- RTI

## **OP Code and Instructions**

**Figure 1** shows some Machine Instructions and the bit-allocations for their 16 bits

ADD+	0001 DR	SR1 0 00 SR2
ADD+	0001 DR	SR1 1 imm5
AND+	0101 DR	SR1 0 00 SR2
AND+	0101 DR	SR1 1 imm5
BR	0000 n z	p PCoffset9
JMP	1100 000	BaseR 000000
JSR	0100 1	PCoffset11
JSRR	0100 0 00	BaseR 000000
LD+	0010 DR	PCoffset9
LDI+	1010 DR	PCoffset9

For example of the first ADD<sup>+</sup>, 0001 is ADD's OP code, which stands for Operation Code. DR is the Destination Register, which is stores address of the output. SR1 is the Source Register 1, which holds the first operand. SR2 is the Source Register 2, which holds the second operand.

In assembly language, we would write ADD R2, R1, R3, which means add R1 and R3, and store the result in R2. On a high level language, it can be translated as R2 = R1 + R3.

## Closer Look at ADD

FSM turns on specific control signals in LC3, which activates certain paths in the datapath. The signals specify how data moves in the datapath to be used in operations like addition. The FSM fetches and decodes each instruction before executing the operation.

### Tracing the ADD example

### **Fetch**

Fetch takes 3 clock cycles (3 consecutive states) to read data from memory.

The ADD machine code instruction lives as a 16-bit memory in Instruction Register (IR) in consequtieve sequence with other instructions of the same program. The Program Counter (PR) stores the memory address of the next instruction to be executed.

Before the ADD instruction can be executed, in the first fetch clock cycle (state 18), the PC has to indicate the memory address of where the instruction is located.

The output of PC then passes through the 1-bit Tri-State Buffer and gets onto the bus, which then sends the data into Memory Address Register (MAR). LD.MAR-the WE of MAR-turns on to receive the data. and PC increments to the next line of the program.

The 2-bit PCMUX selector selects one of the three choices to pass address data from PCMUX into PC: adder to increment the PC (+1), data from bus to PC, and data from effective address calculator to PC. The 1-bit PC WE-LD.PC-turns on to read in the output from MUX. In the case of ADD, PC becomes PC\*, where PC\* = PC++.

The reason why the PC can simulataneously output its current value as it reads in the selfincrementing instruction is because of the Leader-Follower Flip Flop. In the second fetch clock cycle (state 28), the data is read from MAR into the big Memory, and then from big Memory into the Data Register (MDR). FSM turns on MEM.EN and LD.MDR-the WE in both big Memory and MDR-respectively.

In the third fetch clock cycle (state 30), the data flows from the MDR into the IR. To do so, data first passes through the Tri-State Buffer gateMDR onto the bus. IR's WE LD.IR is turned on by the FSM and pays attention to the data on the bus and receives it into IR.

This program takes 4 bits of control signal total from the FSM.

### Decode

Decode (state 32) is where the FSM generates the control signals for the specific instruction, which is ADD in this case; it takes 1 clock cycle.

#### Execute

Nnow we have the values from R1 and R3 (as fetched from IR), and we want to perform addition and store data in R2 next.


The steps happen in sequence:

- 1. SR1 reads data living in Reg1 001and f low the data to ALU
- 2. ALU input is already listening for input from SR1 at input A
  - 3. SR2 reads the data living in Reg3 011
- 4. Data in SR2 goes first into the SR2MU X. Selector input, set to 0, will select th e data from SR2
- 5. The ALU 2-bit selector selects the num ber that represents ADD (in the case of LC 3, ADD = 00)
- 6. ALU performs combinational logic of ad dition of the two numbers
  - 7. ALU outputs the result of ADD
- 8. Tristate Buffer gateALU sets to 1, giv ing green light for ALU to send data to the bus

- 9. Everyone on the bus except for Reg Fil e and NZP Reg ignore the number
- 10. Reg File turns on its WE--LD.Reg--so
  it can receive the data output from ALU as
  its input
- 11. NZP Reg turns on its WE--LD.CC. NZP l istens whenever ALU does math so it knows p roperties of the output

ADD only takes 1 clock cycle in the execute phase of machine instruction. But in general, the number of cycles taken in the execute phase depends on the instruction. After the execution phase, the FSM returns to the first fetch state of incrementing and transporting the PC onto bus.

**Figure** shows the ADD execute phase of machine instruction.



## LC3 is a FSM

The LC3 has 64 possible states.

...and orchestrates 42 control signals, including:

- Multiplexer Selectors
  - PCMUX
  - MARMUX
  - ADDR2MUX

. . .

- Tri-State Buffers enable
  - gatePC
  - gateMARMUX
  - gateALU

. . .

- Register WE
  - o LD.PC
  - LD.REG
  - LD.MAR
  - o LD.CC

...

- Other control signals
  - ALUK (which selects the ALU operation to perform)
  - o MEM.EN
  - o R.W

. . .

Supplementary lecture material: Dr. Caleb Southern, 06-03-2020

Further reading: Introduction to Computing Systems: From Bits and Gates to C and Beyond, 3rd ed, Chapters 3.7

# Related posts

LC3 Instruction Set Architecture 09 Jun 2020

LC3 Datapath 08 Jun 2020

LC3 Registers 08 Jun 2020