# clock\_divider Documentation

# Table of Contents

- clock\_divider Documentation
- Table of Contents
  - Introduction
    - Baseline (Done 7/30/2024)
    - Improvements
    - Details
  - Test Result
  - Reference

# Introduction


# Baseline (Done 7/30/2024)

- Location: ./baseline
- Assumption: Pps\_clk is absolutely accurate, sys\_clk is inaccurate
- Goal: Output a clock based on sys\_clk which is synced to pps\_clk on every pps\_clk rise edge, and can have a frequency that is multiple of pps\_clk's.
- How it works:
  - divisor: Calculate diviser by taking average of sys\_clk count of 4 windows of pps\_clk right after reset (or change of SCALE) and finalize when the difference between two consecutive divisors are within the THRESHOLD of 16. Doesn't change divisor after finalizing and stick to it all the way.
  - synchronization: Since out\_clk should only sync at pps\_clk rise edge, when out\_clk has a frequency of larger than 1 time of the pps\_clk, out\_clk and pps\_clk are asynchronous to each other for all other edges.
    - To make sure out\_clk is synced to pps\_clk at rise edge, force out\_clk to rise at pps\_clk rise edge.
    - To prevent the asynchronous edges from overwriting the synching edge (when the **divisor** counts less sys\_clk tiks than actual tiks, hence out\_clk edge that is supposed to rise with the next pps\_clk rise edge would happen before the next pps\_clk rise edge), count the number of fall edges in between of two pps\_clk rise edges. Force the out\_clk to be 0 after **SCALE** number of falls have happened.
- SCALE: Update SCALE using an AXI GPIO IP. Output the desired scale from PS to PL via axi\_gpio\_0.
   Prompt the user to enter an unsigned integer as scale with UART.


# **Improvements**

- Sources
  - Files: ./improved/files
  - o Vivado Project: ./improved/vivadoProject/clk\_div\_scale\_auto


Vitis Project: ./improved/vitisProject/clk\_div\_scale\_auto



- Same assuption and goal
- Adjustments needed:
  - Updating divisor: Sometimes sys\_clk may change its frequency due to change in temperature, so
    I need to adjust divisor constantly. In the previous version, divisor actually gets constantly
    updated, but I want to make sure that the change of divisor is constantly reflected to out\_clk.
  - Clock lost & threshold: It's important to detect when the clock is lost, so a warning should be given when the difference of two consecutive divisors is too high while also gives some leniency for sys\_clk change. Currently, I say clock is lost if the current divisor is at least 2 times at large as the previous one after out\_ready is high and different of divisors is acceptible if the difference of divisor is under THRESHOLD of 16. I need to make sure it works.
  - More customization: Adjustable number of divisor-calculating windows and adjustable SCALE is helpful. It means I need two more 32-bit GPIOs, adjusting Vitis software, and most importantly, automate the scaling of divisor-calculating windows in PL.
- Adjustments done:
  - divisor is proven to keep being updated and is reflected to out\_clk. It's hard for the logic analyzer to record that many samples, but from simulation, we can see the change in sys\_clk frequency at 20ms is reflected on out\_clk.



• The maximum difference acceptable between previous and current divisor for out\_clk to be ready is 16, and the minimum difference of indicating clock lost is current counter being twice as large as the previous. It works in both simulation and logic analyzer



• Using arrays of variable length, I can make the number of windows variable, but only when it's a power of two because we need to divide to get the average, and we use shifting for fast division.

# **Details**

• Pin Mapping (Bank 34):


package_pin	pin_name	JX1_pin_#	CON1_pin_#	block_pin_name	DIO_#
N/A	GND	N/A	1, 2	N/A	GND, GND
T11	JX1_LVDS_0_P	11	5	sys_clk	0
T12	JX1_LVDS_1_P	12	6	out_ready	1
T10	JX1_LVDS_0_N	13	7	out_clk	2
U12	JX1_LVDS_1_N	14	8	clk_lost	3
U13	JX1_LVDS_2_P	17	9	rst_n	W1
V12	JX1_LVDS_3_P	18	10	pps_clk	W2
V13	JX1_LVDS_2_N	19	11	rst_n_monitor	4
W13	JX1_LVDS_3_N	20	12	pps_clk_monitor	5
T14	JX1_LVDS_4_P	23	13	edge_monitor	6

# Test Result


1. pps\_clk rise edge and first out\_clk rise edge always have constant delay

We can confirm that in the steady state, out\_clk rises at the second sys\_clk rise edge after the sys\_clk rise edge that reads pps\_clk high. While at the start, out\_clk rises at the third sys\_clk rise edge after the sys\_clk rise edge that reads pps\_clk high because an additional cycle is required to set up out\_ready.

#### SCALE = 1



#### following Rs




SCALE = 2

# first R




# following Rs




2. out\_clk is multiplied by the destinated amount correctly


#### SCALE = 1




#### SCALE = 2




# SCALE = 3



# SCALE = 4



# SCALE = 5



# SCALE = 6



3. when sys\_clk is changed, it can still sync to pps\_clk with new divisor and outputs the correct clock (tested by adjusting pps\_clk)

SCALE = 1


changed pps\_clk from 1 Hz to 1.5 Hz



took 8 cycles to get the new frequency

SCALE = 2

changed pps\_clk from 1.5 Hz to 0.5 Hz




clock lost is triggered because new pps\_clk frequency is at least twice as slow, but eventually out clock is adjusted

4. clk\_lost is triggered when pps\_clk is lost

SCALE = 2

changed pps\_clk from 0.5 Hz to off



out\_clk would also stop due to lack of pps\_clk

# Reference

- Forums
- Guides for Xilinx Tools
  - Installing Vivado, Vitis, and Digilent Board Files
  - o Getting Started with Vivado and Vitis for Baremetal Software Projects
  - Getting Started with Vivado for Hardware-Only Designs
  - Using a Peripheral with a Hierarchical Block in Vivado IPI and Vitis
  - Getting Started with Zyng Servers
  - Using Digilent Pmod IPs in Vivado and Vitis (Under Construction)
- Vitis Tutorials V2023.1
  - Versal Platform Creation Quick Start V2023.1
- Microzed and AES-MBCC-BRK-G Carrier Board
  - Microzed Hardware User Guide V1.7
  - Microzed RevB Schematic

- MicroZed Getting Started User Guide
- UG-AES-MBCC-BRK-G Hardware User Guide V1.2
- MBCC-BKO RevA Schematic

# UART

- HOW TO INSTALL CP210X VIRTUAL COM PORT DRIVERS / YAESU RADIOS
- Tera Term application
- Setting correct baud rate
- Embedded Design Tutorial
  - Design Example 1: Using GPIOs, Timers, and Interrupts
  - Using the GP Port in Zynq Devices
  - Vitis Unified Getting Started and Featured Tutorials
  - Vitis Unified Software Platform Documentation: Embedded Software Development (UG1400)

# Waveforms

o time group