# 112 上學期 系統晶片設計 SOC Design Laboratory LAB2

學號:511506022

姓名:何佳玲

學系: 電控專

### 1. Brief introduction about the overall system

兩種不同的通訊協議和其不同的用途與應用,實際操作 HLS 更了解 TOOL 的操作模式和資料 傳輸方式及其設定等等問題

#### 2. What is observed & learned

#### Differences between MAXI and Stream interface

這是 2 種不同的兩種不同的通信協議,它們在硬件設計中通常用於不同的用途,並且可以相互 配合以實現複雜的系統功能,以下分別分類兩者的不同

#### A. MAXI (AXI-Master):

#### I. Address-Based Protocol

它根據內存地址操作。它用於訪問內存映射的IP核和外設

#### II. Read and Write Operations

MAXI 支援讀取和寫入操作。它允許從特定內存地址讀取數據,並將數據寫入內存映射 區域

#### III. Arbitration and Multiplexing

因為多個主機可能競爭訪問相同的內存或外設。它支援多通道數據傳輸

#### IV. Complex Control and Configuration

如突發傳輸、無序執行和高級保護機制,適用於高性能和複雜的內存訪問場景

### V. <u>Example Usage</u>

通常用於與處理器(例如 CPU)、DMA 控制器、內存和其他內存映射外設在系統芯片 (SoC)設計中進行接口

#### B. Stream Interface:

#### I. <u>Data Streaming Protocol</u>

一種數據流協議。它用於連續和順序數據傳輸,不涉及內存地址的概念

#### II. Point-to-Point Communication

數據直接從一個源傳輸到一個目的地,不涉及地址或內存映射

#### III. Low Overhead

非常適合連續數據流的應用,如音頻處理、圖像處理或任何需要連續數據流的操作

#### IV. No Addressing

與 MAXI 不同, Stream 界面不需要地址信息,使其對於數據流傳輸更加簡單和高效。

#### V. Example Usage

Stream 界面通常用於連接處理連續數據流的 IP 核,例如音頻處理或圖像處理塊,在 FPGA 或 ASIC 設計中

總之,MAXI 是一種有地址的、用於處理特定位置數據的方式,而 Stream 界面是一種連續的、不需要地址的方式,用於處理連續數據流。在硬件設計中,根據您的需求,您可以選擇使用這兩種不同的通信方式。

### Differences between csim and cosim

簡單來說 Simulation 是單獨測試元件,而 co-sim 就是將多個不同的元件放在一起互相模擬,確保整個系統的和諧運作

### Difficult and problem need to know

A. 必須限制 loop 次數才可以得到計算的時間: (如下圖 line 23)

#### B. 必須根據使用的 FPGA 版子決定參照的 ADDRESS

BOARD: KV260

```
" ol = Overlay(\"/home/root/jupyter_notebooks/FIRN11MAXI.bit\")\n",
" ipFIRN11 = ol.fir_n11_maxi_0\n",
"\p"
```


**BOARD: PYNQ** 


ol = Overlay(\"/home/xilinx/jupyter\_notebooks/FIRN11Stream.bit\")\n",

### 5. SCREEN DUMPS(FIRN11MAXI)

> PERFORMANCE(FROM fir\_n11\_maxi\_csynth.RPT)

### > UTILIZATION(FROM VIVADO & fir\_n11\_maxi\_csynth.RPT)







### ➤ Interface

=======================================	:======	=====	========	=========		
== Interface						
* Summary:	:=====		=======	========		
+RTL Ports	+- Dir   E	+- Bits	+ Protocol	  Source Object	+ C Type	
+  s_axi_control_AWVALID	in	1	   s axi	control		
s_axi_control_AWREADY	out	1	s_axi	control	array    array	
s_axi_control_AWADDR	in	7	s_axi	control	array	
s_axi_control_WVALID  s_axi_control_WREADY	in  out	1  1	s_axi  s_axi	control control	array    array	
s_axi_control_WDATA	in	32	s_axi	control	array	
s_axi_control_WSTRB  s axi control ARVALID	in  in	4  1	s_axi  s_axi	control    control	array    array	
s_axi_control_ARREADY	out	1	s_axi	control	array	
s_axi_control_ARADDR  s_axi_control_RVALID	in  out	7  1	s_axi  s_axi	control  control	array	
s_axi_control_RREADY	in	1	s_axi	control	array    array	
s_axi_control_RDATA	out	32	s_axi	control	array	
s_axi_control_RRESP  s_axi_control_BVALID	out  out	2  1	s_axi  s axi	control control	array    array	
s_axi_control_BREADY	in	1	s_axi	control	array	
s_axi_control_BRESP  ap_clk	out  in	2  1	s_axi  ap ctrl hs	control  fir_n11_maxi	array   return value	
ap_rst_n	in	1	ap_ctrl_hs	fir_n11_maxi	return value	
interrupt  m_axi_gmem_AWVALID	out  out	1  1	ap_ctrl_hs  m_axi	fir_n11_maxi   gmem	return value   pointer	
m_axi_gmem_AWREADY	in	1	m_axi	gmem	pointer	
m_axi_gmem_AWADDR	out  out	64  1	m_axi  m_axi	gmem	pointer  pointer	
m_axi_gmem_AWID  m_axi_gmem_AWLEN	out	8	m_axi	gmem  gmem	pointer	
m_axi_gmem_AWSIZE	out	3	m_axi	gmem	pointer	
m_axi_gmem_AWBURST  m_axi_gmem_AWLOCK	out  out	2  2	m_axi  m_axi	gmem  gmem	pointer    pointer	
m_axi_gmem_AWCACHE	out	4	m_axi	gmem	pointer	
m_axi_gmem_AWPROT  m_axi_gmem_AWQOS	out  out	3  4	m_axi  m_axi	gmem  gmem	pointer    pointer	
m_axi_gmem_AWREGION	out	4	m_axi	gmem	pointer	
Im axi gmem AWUSER	out	1	Ll ma	xi	gmem   poi	nterl
m_axi_gmem_AWUSER  m_axi_gmem_WVALID	out out	j 1	L  m_a L  m_a		· .	nter  nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY	out in	   1	L	xi  xi	gmem  poi gmem  poi	nter  nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA	out	1   1   32	L	nxi  nxi  nxi	gmem poi gmem poi gmem poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST	out in out out out out	1   1   32   4	L	xi xi xi xi xi xi	gmem  poi gmem  poi gmem  poi gmem  poi gmem  poi	nter  nter  nter  nter  nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WID	out in out out out out out	1   1   32   4   1	L	xi  xi  xi  xi  xi  xi	gmem poi gmem poi gmem poi gmem poi gmem poi gmem poi	nter  nter  nter  nter  nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WID  m_axi_gmem_WUSER	out in out out out out out out	1   32   4   1   1	L	axi axi axi axi axi axi axi axi	gmem poi	nter  nter  nter  nter  nter  nter  nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WID  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY	out in out out out out out out out	1   32   4   1   1   1	.	axi axi axi axi axi axi axi axi axi axi	gmem	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WID  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY  m_axi_gmem_ARADDR	out in out out out out out out in out	1   32   4   1   1   1   1		axi axi axi axi axi axi axi axi axi axi	gmem   poi gmem   poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WID  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY	out in out out out out out out out	1   3   32   4   1   1   1   1   64	.	axi axi axi axi axi axi axi axi axi axi	gmem poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WID  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY  m_axi_gmem_ARADDR  m_axi_gmem_ARID  m_axi_gmem_ARLEN  m_axi_gmem_ARSIZE	out	1   32   4   1   1   1   1   64   8		xxi  xxi  xxi  xxi  xxi  xxi  xxi  xxi	gmem   poi   gmem   poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARADDR  m_axi_gmem_ARADDR  m_axi_gmem_ARAID  m_axi_gmem_ARADDR  m_axi_gmem_ARADDR  m_axi_gmem_ARADDR  m_axi_gmem_ARADDR	out	1   32   4   1   1   1   1   64   8   3		xxi  xxi  xxi  xxi  xxi  xxi  xxi  xxi	gmem   poi   gmem   poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WUSER  m_axi_gmem_AVALID  m_axi_gmem_ARREADY  m_axi_gmem_ARADDR  m_axi_gmem_ARID  m_axi_gmem_ARID  m_axi_gmem_ARID  m_axi_gmem_ARLEN  m_axi_gmem_ARSIZE  m_axi_gmem_ARBURST  m_axi_gmem_ARLOCK	out	1   32   4   4   1   1   1   64   8   8		axi  axi  axi  axi  axi  axi  axi  axi	gmem   poi gmem   poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY  m_axi_gmem_ARADDR  m_axi_gmem_ARLEN  m_axi_gmem_ARLEN  m_axi_gmem_ARSIZE  m_axi_gmem_ARSIZE  m_axi_gmem_ARBURST  m_axi_gmem_ARLOCK  m_axi_gmem_ARCACHE  m_axi_gmem_ARCACHE  m_axi_gmem_ARCACHE	out in out out out out in out in out	1		axi  axi  axi  axi  axi  axi  axi  axi	gmem   poi   gmem   poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY  m_axi_gmem_ARADDR  m_axi_gmem_ARLEN  m_axi_gmem_ARLEN  m_axi_gmem_ARSIZE  m_axi_gmem_ARSIZE  m_axi_gmem_ARBURST  m_axi_gmem_ARLOCK  m_axi_gmem_ARCOCK  m_axi_gmem_ARCACHE  m_axi_gmem_ARPROT  m_axi_gmem_ARQOS	out in out out out in out in out in out	1	L	axi  axi  axi  axi  axi  axi  axi  axi	gmem   poi gmem   poi	nter
m_axi_gmem_WVALID  m_axi_gmem_WREADY  m_axi_gmem_WDATA  m_axi_gmem_WSTRB  m_axi_gmem_WLAST  m_axi_gmem_WUSER  m_axi_gmem_ARVALID  m_axi_gmem_ARREADY  m_axi_gmem_ARADDR  m_axi_gmem_ARID  m_axi_gmem_ARID  m_axi_gmem_ARSIZE  m_axi_gmem_ARSIZE  m_axi_gmem_ARSIZE  m_axi_gmem_ARDOK  m_axi_gmem_ARDOK  m_axi_gmem_ARDOK  m_axi_gmem_ARDOK  m_axi_gmem_ARDOK  m_axi_gmem_ARCOK  m_axi_gmem_ARCOCK 	out in out out out out in out	1		axi  axi  axi  axi  axi  axi  axi  axi	gmem   poi gmem   poi	nter
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WSTRB   m_axi_gmem_WLAST   m_axi_gmem_WUSER   m_axi_gmem_ARVALID   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARID   m_axi_gmem_ARSIZE   m_axi_gmem_ARSIZE   m_axi_gmem_ARBURST   m_axi_gmem_ARBURST   m_axi_gmem_ARBURST   m_axi_gmem_ARCACHE   m_axi_gmem_ARCACHE	out in out out out in out	1	L		gmem   poi gmem   poi	nter
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WDATA   m_axi_gmem_WLAST   m_axi_gmem_WLO   m_axi_gmem_AVALID   m_axi_gmem_ARVALID   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARID   m_axi_gmem_ARLEN   m_axi_gmem_ARSIZE   m_axi_gmem_ARSIZE   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCK   m_axi_gmem_ARCOCS   m_axi_gmem_ARCOCS	out in out	1			gmem   poi gmem   poi	nter   nt
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WDATA   m_axi_gmem_WLAST   m_axi_gmem_WLAST   m_axi_gmem_WUSER   m_axi_gmem_ARVALID   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARLEN   m_axi_gmem_ARSIZE   m_axi_gmem_ARBURST   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK	out in out out out in out	1			gmem   poi gmem   poi	nter
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WSTRB   m_axi_gmem_WLAST   m_axi_gmem_WID   m_axi_gmem_ARVALID   m_axi_gmem_ARREADY   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARLEN   m_axi_gmem_ARSIZE   m_axi_gmem_ARBURST   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK 	out in out	1			gmem   poi gmem   poi	nter   nt
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WDATA   m_axi_gmem_WDATA   m_axi_gmem_WLAST   m_axi_gmem_WLOSER   m_axi_gmem_ARVALID   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARBID   m_axi_gmem_ARID   m_axi_gmem_ARDURST   m_axi_gmem_ARBURST   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK   m_	out in out	1			gmem   poi gmem   poi	nter
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WSTRB   m_axi_gmem_WLAST   m_axi_gmem_WID   m_axi_gmem_ARVALID   m_axi_gmem_ARREADY   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARLEN   m_axi_gmem_ARSIZE   m_axi_gmem_ARBURST   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK 	out in out	1			gmem   poi gmem   poi	nter   nt
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WDATA   m_axi_gmem_WID   m_axi_gmem_WID   m_axi_gmem_ARVALID   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARID   m_axi_gmem_ARID   m_axi_gmem_ARID   m_axi_gmem_ARLEN   m_axi_gmem_ARLOCK   m_axi_gmem_ARCACHE   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK   m_axi_gmem_BCOCK   m_axi_gmem	out in in in in in out	1			gmem   poi gmem   poi	nter   nt
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WSTRB   m_axi_gmem_WLAST   m_axi_gmem_WID   m_axi_gmem_AVALID   m_axi_gmem_ARVALID   m_axi_gmem_AREADY   m_axi_gmem_ARID   m_axi_gmem_ARID   m_axi_gmem_ARLEN   m_axi_gmem_ARLEN   m_axi_gmem_ARSIZE   m_axi_gmem_ARSIZE   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK   m_axi_gmem_RCOCK   m_axi_gmem_BCOCK   m_axi_gm	out in in in in in out	1			gmem   poi gmem   poi	nter   nt
m_axi_gmem_WVALID   m_axi_gmem_WREADY   m_axi_gmem_WBATA   m_axi_gmem_WDATA   m_axi_gmem_WID   m_axi_gmem_WID   m_axi_gmem_ARVALID   m_axi_gmem_ARADDR   m_axi_gmem_ARADDR   m_axi_gmem_ARID   m_axi_gmem_ARID   m_axi_gmem_ARID   m_axi_gmem_ARLEN   m_axi_gmem_ARLOCK   m_axi_gmem_ARCACHE   m_axi_gmem_ARCOCK   m_axi_gmem_RCOCK   m_axi_gmem_BCOCK   m_axi_gmem	out in in in in in out	1			gmem   poi gmem   poi	nter   nt

### ➤ Co-simulation transcript/waveform






# > Jupyter Notebook execution results

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py
System argument(s): 3

Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py" Kernel execution time: 0.0002689361572265625 s




\_\_\_\_\_\_


Exit process

### 5. SCREEN DUMPS(FIRN11Stream)

### > PERFORMANCE(FROM fir\_n11\_maxi\_csynth.RPT)




# > UTILIZATION(FROM VIVADO & fir\_n11\_maxi\_csynth.RPT)




Summary:											
Name	BRAM_18K	DSP	FF	LUT	URAM						
)SP											
Expression				42							
IFO Instance	9		916	1005	9						
lemory			310	1005							
egister				-!							
Total	0 01	33	952	1082	91						
vailable	288	1248	234240	117120	64						
Jtilization (%)	0	2	~0	~0	0						
Detail: * Instance: +	Instanc					Module	BRAM 18K	DSPI	FF I	LUT I	URAMI
* Instance:							BRAM_18K				
* Instance:        control_s_axi					rol_s_a		BRAM_18K    0		FF   154  762	180	8  8
* Instance:        control_s_axi						x1 m_Pipeline_XFER_LOOP	8    8	0  33  33	154 762 916	180   825   1005	8  8  8
Instance:						x1 m_Pipeline_XFER_LOOP	0 0	0  33  33	154 762 916	180   825   1005	8  8  8
Instance:						x1 m_Pipeline_XFER_LOOP	8    8	0  33  33	154 762 916	180   825   1005	8  8  8
* Instance:        control_s_axi  grp_fir_nli_s  Total  * DSP: N/A  * Memory:						x1 m_Pipeline_XFER_LOOP	8    8	0  33  33	154 762 916	180   825   1005	8  8  8
* Instance:      control_s_axi  grp_fir_n11_s  Total   * DSP: N/A						x1 m_Pipeline_XFER_LOOP	8    8	0  33  33	154 762 916	180   825   1005	8  8  8
control s axi grp_fir_nll_s  Total  * DSP: N/A  * Memory:						x1 m_Pipeline_XFER_LOOP	8    8	0  33  33	154 762 916	180   825   1005	8  8  8

* Expression:														
Variable Name							Ope		DSP		LUT	Bitwidth P0	Bitwidth	P1
ret_V_fu_171_p2  grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_pstrmOutput_TR								+ and	0	0  0	40  2	33 1		2
Total									0	9	42	34		3
* Multiplexer:														
	Name					Total								
ap_NS_fsm  pstrmInput_TR	READY_int_regslice	26 9		5  2			5  2							
Total		35		7			7							
* Register:														
Name						FF	LUT	Bits	Const	Bit	-+ s			
dap_CS_fsm  grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_ap_start_reg  tmp_reg_187					4   1   31		4  1  31			0  0  0				
Total						36	0	36			-+ 0			

### **➤** Interface



### ➤ Co-simulation transcript/waveform




# > Jupyter Notebook execution results

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py

System argument(s): 3

Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py"

Kernel execution time: 0.0008831024169921875 s



\_\_\_\_\_\_

Exit process