

112 上學期 系統晶片設計 SOC Design Laboratory LAB3


Block Diagram


架構分為

- 1. BRAM(老師提供)
- 2. FIR 本體(AXI-LITE + AXI-STREAM+運算)
- Describe operation










Resource usage: including FF, LUT, BRAM

1. Slice Logic					
Site Type	Used	Fixed	Prohibited	Available	Util%
+	+	+	+	+	++
Slice LUTs	0	0	0	53200	0.00
LUT as Logic	i 0	0	i 0	53200	i 0.00 i
LUT as Memory	i ø	0	0	17400	i 0.00 i
Slice Registers	i ø	0	0	106400	i 0.00 i
Register as Flip Flop	i ø	0	0	106400	i 0.00 i
Register as Latch	. 0	0	0	106400	0.00
F7 Muxes	. 0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00
+				+	+


2	. Slice Logic Distribution						
Ì	Site Type	Used	Fixed	Prohibited	Available	Util%	
Ì	Slice SLICEL	0 0	0 0	0	 13300 	++ 0.00 	
	SLICEM LUT as Logic	0	0	0	53200	0.00	
l	LUT as Memory LUT as Distributed RAM LUT as Shift Register	0 0 0	0 0 0	0	17400 	0.00 	
i	Slice Registers Register driven from within the Slice	0	0 	0	106400 	0.00 	
	Register driven from outside the Slice Unique Control Sets	0 0		0	 13300	 0.00	
*	* Note: Available Control Sets calculated	as Sli	ce * 1, F	Review the Co	trol Sets R	eport for	more information regarding control sets.

3. Memory									
+ Site Type			+ Prohibited						
Block RAM Tile	. 0	0	0	140	0.00				
RAMB36/FIFO* RAMB18	j ø	0 0	0 0	140 280	0.00				
* Note: Each Bloc However, if a FIF	k RAM T:	ile only		logic avail	able and t		e FIFO36E1 o	r one FI	F018E1.


Simulation Waveform, show Coefficient program, and read back



AXI-STREAM



AXI-LITE & AP CONTROL



FSM



BRAM:

1. TAP-CONTROL (儲存 FIR 的輸入數據)



2. DATA-RAM (儲存 FIR 的係數(tap coefficients))

