

# SOC Design Verilog Logic Design

Jiin Lai



## **Level of Proficiency in Verilog Design**

- 1. Code matches simulation result (Testbench + RTL)
- 2. Pre-synthesis (RTL) matches Post-synthesis (RTL = Gate-level)

- 3. Design Quality (PPA Power/Performance/Area)
- 4. System/Application Level Optimization



## Agenda

- 1. Design Background
- 2. Combinational Design
- 3. Sequential Design


#### Advanced Design

- Reset Synchronous/Asynchronous, Power-on Reset
- Clock clock tree balance, clock switching, CDC, useful skew
- Asynchronous FIFO
- Source Synchronous
- Latch Design Time borrowing
- State encoding
- Hierarchical Design



## Design Metric – Performance, Power, Area (Cost) - PPA

- The desired functionality can be implemented with different performance, power or cost targets
- Design is the tradeoff of "Performance", "Area", "Cost"





### Performance

### Throughput

- Number of tasks performed in a unit of time (operations per second)
  - E.g. Google TPUv3 board performs 420 TFLOPS (10<sup>12</sup> floating-point operations per second, where a floating-point operation is BFLOAT16)
- Watch out for 'op' definitions can be a 1-b ADD or a double-precision FP add (or more complex task)
- Peak vs. average throughput
- Resource utilization How efficient the computing resource is used.

## Latency

- How long does a task take from start to finish
  - E.g. facial recognition on a phone takes 10's of ms
- Sometime expressed in terms of clock cycles
- Average vs. 'tail' latency, e.g. latency for 99.99% of transaction (Four 9s)



### Power and Energy

- Energy (in joules (J))
  - Needed to perform a task, e.g. Add two numbers or fetch a datum from memory
  - Active and standby
- Power (in watts (W))
  - Energy dissipated in time (W = J/s)
  - Peak power vs average power




### Area / Cost

# Non-recurring engineering (NRE) costs

- Fixed, one-time cost to research, design, and verify a new piece of HW.
- Fixed, mask design
- Amortized over all units shipped
  - e.g. \$20M in development adds \$.20 to each of 100M units

# Recurring costs

- Cost to manufacture, test and package a unit
- Processed wafer cost is which yields:
  - 1 Cerebras chip
  - 50-100 large FPGAs or GPUs
  - 200 laptop CPUs
  - >1000 cell phone SoCs



cost per IC = variable cost per IC +



fixed cost

volume

# Verilog Introduction



### Module – A component in a circuit

### Structural Verilog

- List of sub-components and how they are connected
- Just like schematics, but using text
- tedious to write, hard to decode
- You get precise control over circuit details
- May be necessary to map to special resources of the FPGA/ASIC

### Behavioral Verilog

- Describe what a component does, not how it does it
- Synthesized into a circuit that has this behavior
- Result is only as good as the tools
- Hierarchy of modules. Top-level module is your entire design (or the environment to test your design).




# Verilog Modules (Declaration) and Instantiation (Instance)

```
name port list
              module addr_cell (a, b, cin, s, cout);
input a, b, cin;
output s, cout;
output, or inout)
keywords
                  module body
              endmodule
              module adder (A, B, S);
Instance of addr_cell
              addr cell acl ( ... connections ...);
               endmodule
```

Difference between a Verilog "module" and a C "function"?



# Hierarchical Modules



module FA(a, b, cin, cout, sum)

```
Ports are attached to nets either by position
module adder( input
               output
                            cout,
               output [3:0] S );
  wire c0, c1, c2;
  FA fa0( A[0], B[0], 0, c0, S[0] );
  FA fa1 ( A[1], B[1], c2, c1, S[1] );
  FA fa2(A[2], B[2], o4, c2, S[2]);
  FA fa3( A[3], B[3], o2, qout, S[3] );
endmodule
                       Carry Chain
 Module are connected together with nets
```

```
Ports are attached to nets by name
module adder( input
                      [3:0] A, B,
               output
                            cout,
               output [8:0] S);
  wire c0, c1, c2;
  FA fa0( .a(A[0]), .b(B[0]),
           .cin(0), .cout(c0),
           .sum(S[0]);
  FA fa1( .a(A[1]), .b(B[1]),
```




## Structural Model - XOR example

```
module name
 module xor gate ( out, a, b );
    input
              a, b;
                                           port declarations
           out;
    output
                                          internal signal
   wire
              aBar, bBar, t1, t2;
                                          declarations
Built-in gates
                              instances
    not invA (aBar, a);
    not invB (bBar, b);
                                                  and1
    and and1 (t1, a, bBar);
                                                             out
    and and2 (t2, b, aBar);
                                                          or1
    or or1 (out, t1, t2);
                                                  and2
 endmodule
                          Interconnections (note output is first)
           Instance name
```



## Instantiation, Signal Array, Named ports





# Continuous Assignment Examples

Assign values whenever there is a change in the RHS.

Model combinational logic without specifying an interconnection of gates.



```
wire [3:0] A, X,Y,R,Z;
                                     wire [7:0] P;
assign R = X \mid (Y \& \sim Z);
                                     wire r, a, cout, cin;
assign r = &X; example reduction use of bit-wise Boolean operators
assign R = (a == 1'b0) ? X : Y; 	conditional operator
assign P = 8'hff; example constants
assign P = X * Y; arithmetic operators (use with care!)
assign P[7:0] = \{4\{X[3]\}, X[3:0]\}; \leftarrow (ex: sign-extension)
assign {cout, R} = X + Y + cin; bit field concatenation
assign Y = A << 2; ← bit shift operator
assign Y = \{A[1], A[0], 1'b0, 1'b0\}; \leftarrow equivalent bit shift
```



# Non-Continuous (Procedure) Assignments (always @)

```
module and or gate (out, in1, in2, in3);
  input
               in1, in2, in3;
  output
               out;
                           "reg" type declaration. Not really a register in
               out;
  reg
                              this case. Just a Verilog idiosyncrasy.
  always @(in1 or in2 or in3) begin
      out = \(in1 & in2) | in3;
                                               "sensitivity" list, triggers
  end
                ` keyword
                                                the action in the body.
endmodule
                                brackets multiple statements (not
                                   necessary in this example.
 Isn't this just: assign out = (in1 & in2) | ins3; Why bother?
 Verilog was originally designed as a simulation language
```



## Always Blocks - Case, If ... else

```
module mux4 (in0, in1, in2, in3, select, out);
    input in0, in1, in2, in3;
    input [1:0] select;
   output
                out;
   req
                out;
   always @ (in0 in1 in2 in3 select)
   case (select)
      2"b00: out=in0;
                           Which constant matches
kevword 2'b01: out=in1;
      2'b10: out=in2;
                           "select" get applied.
      2'b11: out=in3;
   endcase
```

```
module mux4 (in0, in1, in2, in3, select, out);
   input in0, in1, in2, in3;
   input [1:0] select;
   output
                out;
                out;
   reg
  always @ (in0 in1 in2 in3 select)
   if (select == 2'b00)
      out=in0;
   else if (select == 2'b01)
      out=in1;
   else if (select == 2'b10)
      out=in2;
   else out=in3;
                      Nested if structure leads to "priority logic"
endmodule // mux4
                      structure: with different delays for
```

different inputs

(in3 to out delay > than in0 to out delay). Case version treats all inputs the same.



endmodule // mux4

### Generator: An example Ripple Adder

```
Declare a parameter with default value.
module Adder(A, B, R);
                            Note: this is not a port. Acts like a "synthesis-time" constant.
  parameter N = 4;
  input [N-1:0] A;
                              Replace all occurrences of "4" with "N".
  input [N-1:0] B;
  output [N:0] R;
                           variable exists only in the specification - not in the final circuit.
  wire [N:0] C;
                                Keyword that denotes synthesis-time operations
  genvar i;
                                    For-loop creates instances (with unique names)
 generate
    for (i=0; i< N; i=i+1) begin:bit
      FullAdder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));
   end
  endgenerate
                                    Parameters give us a way to generalize your designs.
  assign C[0] = 1'b0;
                                    e.g.
  assign R[N] = C[N];
                                    Adder #(.N(64)) adder64 ( ... );
endmodule
```



### Are these combinational circuits correct?

```
// Example A: 3-Input Adder
always @(a or b) begin
    out = a + b + c;
end
```

```
// Example B:
assign out = in & out;
```

```
// Example C:
always @(*) begin
  case (select)
        2'b00: out=in0;
        2'b01: out=in1;
        2'b10: out=in2;
  endcase
end
```



### **Basics**

- Combinational logic:
  - Continuous Assignment:

```
assign a = b & c;
```

Always block with @(\*)

```
always @(*) begin
    a = b & c; // blocking statement
end
```

- Sequential logic:
  - Always block with @(posedge clk)

```
always @(posedge clk) begin

a <= b & c; // nonblocking statement

end
```



# Combinational Logic



## **Combinational Logic Representation**

### **Truth Table**

### Boolean Expression


$$Y = \overline{C}\overline{B}A + \overline{C}BA + CB\overline{A} + CBA$$

AND: 
$$A \circ Z = A \cdot B$$
  $A \circ Z = A \cdot B$   $A \circ Z = A \cdot B$ 

1 1 1

- Sum-of-Product
- 3 levels of INV, AND, OR
- What if # inputs increase?

#### **Schematic View**








## Building Blocks – NAND, NOR, XOR


- CMOS is naturally inverting
- NAND a unit of a gate ( 4 transistors)
- NAND/NOR are not associative

- XOR parity and arithmetic logic
- Associative











XOR (exclusive OR)	A	В	z
$A \circ A \circ B \circ Z = A \oplus B$	0	0	0
$A \oplus B \oplus Z = A \oplus B$	0	1	1
B97	1	0	1
	1	1	0






### Universal Building Blocks – NAND, NOR






## Demorgan's Laws



## Logic Minimization: Truth Table



- Truth Table with "Don't Cares"
- Don't Cares input is irrelevant



## Logic Minimization: Boolean Minimization (Boolean Algebra)

### Boolean Algebra

OR rules: 
$$a + 1 = 1$$
,  $a + 0 = a$ ,  $a + a = a$ 

AND rules: 
$$a1 = a$$
,  $a0 = 0$ ,  $aa = a$ 

Commutative: 
$$a + b = b + a$$
,  $ab = ba$ 

Associative: 
$$(a + b) + c = a + (b + c)$$
,  $(ab)c = a(bc)$ 

Distributive: 
$$a(b+c) = ab + ac$$
,  $a + bc = (a+b)(a+c)$ 

Complements: 
$$a + \overline{a} = 1$$
,  $a\overline{a} = 0$ 

Absorption: 
$$a + ab = a$$
,  $a + \overline{a}b = a + b$   $a(a+b) = a$ ,  $a(\overline{a}+b) = ab$ 

Reduction: 
$$ab + \overline{a}b = b$$
,  $(a+b)(\overline{a}+b) = b$ 

DeMorgan's Law: 
$$\overline{a} + \overline{b} = \overline{ab}$$
,  $\overline{ab} = \overline{a+b}$ 

$$Y = \overline{CBA} + CB\overline{A} + CBA + \overline{CBA}$$

$$Y = \overline{CBA} + CB + \overline{CBA}$$


$$Y = \overline{CA} + CB$$



## Logic Minimization – Karnaugh Maps

#### Karnaugh Maps

- Find implicants rectangular region function with "1"
- Prime implicant not completely contained in any other implicant
- Pick prime implicant cover all "1"







# "Hazard" circuit

"glitch" or "hazard" circuit

 To make glitch-free, include product terms link for all prime implicants







- For synchronous design, glitch does not matter as long as settled before sampled
- However, it does increase delay for settling the glitch




### Another Universal Gate - MUX








### Encoder





### Decoder




#### DECODER:


- k SELECT inputs,
- N = 2<sup>k</sup> DATA OUTPUTs.

Select inputs choose one of the  $D_j$  to assert HIGH, all others will be LOW.



### Decode + Encoder Loop-Up Table, ROM – Basic FPGA







## Recap – Combinational Logic

- Logic representation:
  - Truth Table, Boolean Equation, Schematic (NOT-AND-OR) SOP
- Basic building block
  - NAND, NOR, MUX
  - How to represent NOT-AND-OR
- Logic Minimization Demorgan law,
  - Boolean algebra
  - Karnaugh
  - Hazard & how to eliminate
- Look-up table (RAM) to implement the logic encoder/decoder




# Sequential Logic



## Sequential logic = Combinational Logic + Memory Device


- A toggle switch
  - If light is on -> turn off
  - If light is off -> turn on light
  - output changed by a input "event" (switch) and a current state (light)
  - An event (push the button, a transition not an level)
  - and a state need to memorized
- Output = F(Input, CurrentState) combinational
- NextState = Y(Input, CurrentState) combinational
- CurrentState = NextState @ Trigger (Clock) memory device







### Memory Devices – Latch

D-latch truth table					
G	$ \mathbf{p} $	Q	$\overline{\mathbf{Q}}$	Comment	
0	X	Q <sub>prev</sub>	$\overline{Q}_{prev}$	No change	
1	0	0	1	Reset	
1	1	1	0	Set	








- •Setup Time (T<sub>setup</sub>)= 2Tpd: interval prior to G transition for which D must be stable and valid.
- •Hold Time (T<sub>hold</sub>) = Tpd: interval following G transition for which D must be stable & valid.




## Memory Devices – Latch



When G=1, latch is Transparent
What is the G pulse-width should be?
so the glitch from the combination logic wont' create glitch on Q output?




## Memory Devices – Flip-flop (edge-triggered by a clock edge)





## Memory Devices – Flip-flop Timing



t<sub>SETUP</sub>: setup time guarantee that D has propagated through feedback path before master closes

 $t_{HOLD}$ : hold time guarantee master is closed and data is stable before allowing D to change



## **Sequential Timing**

tCD,reg1: minimum contamination delay of reg1, CLK->Q

tPD,reg1: maximum propagation delay of reg1, CLK ->Q

: minimum delay of combinational logic L tCD,L

tPD,L : maximum delay of combinational logic L

tCD, Input: minimum arrival time of Input

tPD, Input: maximum arrival time of Input

: clock period. tCLK

Minimum delay (reg2: Hold time)

tCD,Input+ tCD,L >= tHOLD,reg2


tCD,reg1 + tCD,L >= tHOLD,reg2


Maximum delay (reg2: Setup time)

tPD,reg1 + tPD,L + tSETUP,reg2 <= tCLK

tPD,Input + tPD,L + tSETUP,reg2 <= tCLK

- How much time for useful work (i.e. combination logic L)
- Constrains on tCD,L?
- Minimum clock period Tclock?
- Setup, Hold time for the input?






$$t_1 = t_{\text{CD,reg1}} + t_{\text{CD,L}} \ge t_{\text{HOLD,reg2}}$$

$$t_1 = t_{\text{CD,reg1}} + t_{\text{CD,L}} \ge t_{\text{HOLD,reg2}}$$
 
$$t_2 = t_{\text{PD,reg1}} + t_{\text{PD,L}} + t_{\text{SETUP,reg2}} \le t_{\text{CLK}}$$




### **Clock Skew**







# Pipeline – Latency v.s. Throughput



#### Pipeline partition



• Pi	pelined	version	of A
------	---------	---------	------



4-stage pipeline, throughput=1

	latency	throughput
unpipelined	45	1/45
2-stage pipeline	50	1/25


	LATENCY	THROUGHPUT
0-pipe:	4	1/4
1-pipe:	4	1/4
2-pipe:	4	1/2
3-pipe:	6	1/2

#### 4-stage pipeline

Latency: 4 · Throughput= 1
But how to pipeline A block?




# If no pipeline version -> Interleaving





## Time Borrowing






## Recap – Sequential Logic

- Introduce the concept of state and memory device
- Latch & Flip-flop and its timing requirement setup/hold
- Sequential timing path delay to meet flip-flop setup/hold
  - Clock skew
- Introduce Pipeline & Pipeline timing
  - Latency v.s. Throughput
- Interleave to increase throughput
- Time borrowing




## Question#1

1. tPD,L could not meet the following equation, we can choose add delay at skew1 or skew2? tPD,reg1 + tPD,L + tSETUP,reg2 <= tCLK



## Question#2

2. What gate realized by the MUX on the left? AND, OR, NOT, XOR, NOR



### Question#3

 How we change the following design to do time borrowing in the following case?

