

# SOC Design Verification - Testbench

Jiin Lai




# Agenda

- 1. Scope of Verification
- 2. Testbench Basics




# Scope of Verification





### Testbench & DUT Structure



```
module top;
 reg in;
 wire out;
   initial begin
   \#d1 in = a;
   #d11
                                    Design Under Test
     if(out != exp) begin
      $display("ERROR" ..);
                                          (DUT)
                                   out
   #d2 in = b;
     for (i) begin
      #d3 in = c[i];
     end
   end
endmodule
```



# **Applying Stimulus**

- Inline initial block
- From a loop or always block
- From an array of vectors or integer



### Inline

```
module inline_tb;
reg [7:0] data_bus, addr;
wire [7:0] results;
DUT u1 (results, data_bus, addr);
initial
fork
```

Better to use @ clock event control Instead of # delay

```
data_bus = 8'h00;
addr = 8'h3f;
#10 data_bus = 8'h45;
#15 addr = 8'hf0;
#40 data_bus = 8'h0f;
#60 $finish;
```

join

endmodule



### From Loops with event control

```
module loop_tb;
                                     reg clk;
Event Control
                                     reg [7:0] stimulus;
@<event expression><statements>
                                     wire [7:0] results;
Initial begin
                                     integer i;
➤ @(ee) rega = regb;
                                     DUT u1 (results, stimulus);
@(posedge clk)
                                      always begin
                                                                    // clock generation
                                               #2
                                                         clk = 1;
end
                                               #2
                                                         clk = 0;
                                     end
                                      initial begin
                                               for (i = 0; i < 256; i = i + 1)
                                                                                  Exhaustive Test!!
                                                @(negedge clk) stimulus = i
                                                                                      8-bits; 2^8 = 256
                                                #20 $finish;
                                     end
                                 endmodule
                                                                                                     39
```



### From Arrays (from a file and read into an array)

end

endmodule

```
module array tb;
reg [7:0] data_bus, stim_array[0:15]; // array
integer i;
DUT u1 (results, stimulus);
initial begin
//load array with values
         #20 stimulus = stim array[0];
         #30 stimulus = stim_array[15];
                                           // in line
         #20 stimulus = stim array[1];
         for (i = 14; i > 1; i = i - 1)
                                        // from loop
                  #50 stimulus = stim_array[i];
         #30 $finish;
         end
endmodule
```

#### File Format for \$readmemb and \$readmemh

syntax: \$readmemb("mem file.txt",mema);

`<sup>™</sup> address 1=34def

address 2=1dead

address 3=2bee1



vectors.txt

data

12abc

34def

1dead

2bee1

12abc

34def

1dead

2bee1

### Assignments

# **Assignments**

- ◆ Procedural assignment (inside procedural block)
  - ➤ Behavioral Modeling
    ▲ Blocking(=) & Nonblocking(<=)</p>
- Continuous assignment (outside procedural block)
  - Dataflow Modeling
- ◆ Procedural Continuous assignment (inside procedural block)
  - This is not legal for most synthesis tools.

```
always@(set or reset) begin

if (reset) assign q = 4'h0;

else if (set) assign q = 4'hf;

else deassign q;

end
```

within a procedural block

『Procedural Assignment 』? 『Procedural Continuous Assignment 』?



### Task and Function

```
module t5(in1, in2, out);
                                            module t5(in1, in2, out);
   input in1, in2;
                                               input in1, in2;
                   in1
                                       out
   output out;
                                               output out;
   reg out;
                                               reg out;
   always @(in1 or in2)
                                               always @(in1 or in2)
   begin
                                               begin
        NOT(in1 & in2, out);
                                                     out = NOT(in1 & in2);
   end
                                               end
   task NOT; //definition of
                                               function NOT; //definition of
               task NOT
                                                               function NOT
        input a;
                                                    input a;
        output a_;
                                                     NOT = -a:
        a = a;
                                               endfunction
   endtask
                                            endmodule
endmodule
                                                       Return signal value through
                                                       the function name
```



### Function v.s. Task

Category	Task	Function
Usage	Is typically used to perform debugging operations, or to behaviorally describe hardware	Is typically used to perform a computation, or to represent combinational logic
	A procedural statement	A procedural statement or continuous assignment
Enable	Can enable other tasks and functions	Can enable other functions but not tasks
I/O	May have zero or more arguments of input, output, or inout	Only one return value and at least one input argument (沒有 output, or inout)
Contain	May contain delay, event control, or timing control statement	Must not contain any delay, event control, or timing control statements (Thus, always execute in t=0 simulation)
Value return	Do not return with a value, but can pass multiple values through output and inout arguments	Always return a signal value through the function name



### **Creating Clock**

Creating clocks using always

```
`timescale 1ns/10ps
`define CYCLE 10.0
`define H_CYCLE 5.0

module tb;
   reg clock;
   initial clock = 0;
   always #(`H_CYCLE) clock = ~clock;
endmodule
```

Generated clock: 0 5 10 15 20

Creating clocks using forever

```
`timescale 1ns/10ps
`define CYCLE 10.0
`define H_CYCLE 5.0

module tb;
   reg clock;
   initial begin
       clock = 0;
       forever #(`H_CYCLE) clock = ~clock;
   end
endmodule
```



### Stratified Event Queue - Understand simulator scheduling scheme




Figure 1 - Verilog "stratified event queue"



### Testbench Coding – System tasks

- System tasks and Functions: \$
- \$random (32-bit random number)
- File Input: [\$readmemb | \$readmemh]("filename", array);
- \$time (64-bit integer), \$stime (32-bit integer), \$realtime (64-bit real)
- \$monitor, \$strobe, \$display, \$write
- \$finish, \$stop
- \$dumpfile("file.dump); \$dumpvars(); \$dumpflush; \$dumpoff; \$dumpon; \$dumpall;
- \$fsdbDumpfile("file"); \$fsdbDumpvars;

