

112 上學期  
系統晶片設計  
SOC Design Laboratory LAB3

## ➤ Block Diagram

架構分為

1. BRAM(老師提供)
2. FIR 本體(AXI-LITE + AXI-STREAM+運算)

## ➤ Describe operation

### initial ap signals


→  $ap\_start = 0$ ,  $ap\_idle = 1$ ,  $ap\_done = 0$

### setting FIR - state

→ IDLE

→ WORK


→ Default



AXI-LITE 可分為 2 部份說明


1. AR, R → Address Read / Read
2. AW, W → Address Write / Write

### AXI-LITE (R / AR)



## AXI-LITE (W/AW)

寫法跟 R/AR 一樣, 內部參數更動



$state\_w=0$   
 $awready=1$   
 $wready=0$


$wdata[0]=1$   
 $ap\_start=1$   
↳ FIR-LOGIC START

$state\_w=1$   
 $awready=0$   
 $wready=1$   
 $data\_latch = wdata$

$state\_w=2$   
 $tap\_Di = wdata$

因為  $ap\_start$  只要一個 cycle 就要

so, 判斷  $ap\_start$  FIR-STAT 要跟 W/AW 放一起



if ( $ap\_start \&\& ss\_tavlid \&\& ss\_tready$ )  
== 1 →  $ap\_start = 0$   
other →  $ap\_start = ap\_start$

## Multiplier & Adder

跟 Tap & Data 相關, 另外 write a module

notice input → x (Data) 透過 stream and "Ram point" 可傳送有效 Data  
input → tap

輸出  $y_{out} \rightarrow sm\_tdata$

## RAM POINT

因為 AXI-LITE 只可控制 Tap.Din / Tap.Dout  
這裡把 Tap ↔ Data connect

Tap number = 1 so count loop 0 ~ 10

設定 data / tap count 的數值, 表示記憶體體的 size

參數 setting for **BRAM**

→ tap count < 2 Ti for BRAM (Tap)

→ data count if " tap count = A"  
data count <= data count

< 2 Ti fo BRAM (Data)

## Tap Write or Read Control

Tap_w_r	01 Read	→ Tap_EN = 1	tap_WE = 4'd0000
	10 write	→ Tap_EN = 1	tap_WE = 4'd1111
	00 idle	→ tap_EN = 0	tap_WE = 4'd0000

IDLE:

① state\_R & W → 2 (表示 Tap in/out)

判斷 W or R 是 R, W, I

→ (wvalid & wready) == 1 → write

→ (rvalid & rready) == 1 → Read (01)

other → idle (00)

必須要依照  
有可能的 state  
給指令

## AXI-STREAM

用來確定FIR是否完成

SS-Tready → 這裡直接看波形圖寫 ss\_tdata → Din  
data 也是從這裡開始輸入

SM-Tready → Yout (就是 multiplier & Adder 結果)  
↳ 輸出到 tdata-sm

一定要在 WORK 的時候

ss, sm 才和 data 交換資訊

➤ Resource usage: including FF, LUT, BRAM

1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs	0	0	0	53200	0.00
LUT as Logic	0	0	0	53200	0.00
LUT as Memory	0	0	0	17400	0.00
Slice Registers	0	0	0	106400	0.00
Register as Flip Flop	0	0	0	106400	0.00
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

2. Slice Logic Distribution

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice	0	0	0	13300	0.00
SLICEL	0	0			
SLICEM	0	0			
LUT as Logic	0	0	0	53200	0.00
LUT as Memory	0	0	0	17400	0.00
LUT as Distributed RAM	0	0			
LUT as Shift Register	0	0			
Slice Registers	0	0	0	106400	0.00
Register driven from within the Slice	0				
Register driven from outside the Slice	0				
Unique Control Sets	0		0	13300	0.00

\* \* Note: Available Control Sets calculated as Slice \* 1, Review the Control Sets Report for more information regarding control sets.


3. Memory

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00


\* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1




- Simulation Waveform, show Coefficient program, and read back



## AXI-STREAM



## AXI-LITE & AP CONTROL




## FSM



BRAM:

1. TAP-CONTROL (儲存 FIR 的輸入數據)



2. DATA-RAM (儲存 FIR 的係數(tap coefficients))

