

SOC Design Verilog Critical Concepts Explained

Jiin Lai



Topics

- 1. Scheduling Semantics Blocking / Non-blocking
- 2. RTL Coding Styles That Yield Simulation and Synthesis Mismatches
- 3. Verilog Gotchas



Level of Proficiency in Verilog Design

- 1. Code matches simulation result (Test-bench + RTL)
- 2. Pre-synthesis (RTL) matches Post-synthesis (Gate-level)
- Design Quality (PPA Power/Performance/Area)
- 4. System/Application Level Optimization



Scheduling Semantics - Blocking / Non-blocking



Two coding guidelines

Guideline: Use blocking assignments in always blocks that are written to generate combinational logic.

Guideline: Use nonblocking assignments in always blocks that are written to generate sequential logic.



Blocking Assignment

Execution of blocking assignments can be viewed as a one-step process:

1. Evaluate the RHS (right-hand side equation) and update the LHS (left-hand side expression) of the blocking assignment without interruption from any other Verilog statement.

```
module fbosc1 (y1, y2, clk, rst);
  output y1, y2;
  input clk, rst;
  reg   y1, y2;

always @ (posedge clk or posedge rst)
  if (rst) y1 = 0; // reset
  else   y1 = y2;

always @ (posedge clk or posedge rst)
  if (rst) y2 = 1; // preset
  else   y2 = y1;
endmodule
```



Nonblocking Assignment

Execution of nonblocking assignments can be viewed as a two-step process:

- 1. Evaluate the RHS of nonblocking statements at the beginning of the time step.
- 2. Update the LHS of nonblocking statements at the end of the time step.

```
module fbosc2 (y1, y2, clk, rst);
  output y1, y2;
  input clk, rst;
 reg y1, y2;
  always @ (posedge clk or posedge rst)
    if (rst) y1 <= 0; // reset
   else y1 \le y2;
  always @ (posedge clk or posedge rst)
    if (rst) y2 <= 1; // preset
   else y2 \le y1;
endmodule
```



Stratified Event Queue




Figure 1 - Verilog "stratified event queue"




Coding Guidelines

- 1. When modeling sequential logic, use nonblocking assignments.
- 2. When modeling latches, use nonblocking assignments.
- 3. When modeling combinational logic with an always block, use blocking assignments.
- 4. When modeling both sequential and combinational logic within the same always block, use nonblocking assignments.
- 5. Do not mix blocking and nonblocking assignments in the same always block.
- 6. Do not make assignments to the same variable from more than one always block.
- 7. Use \$strobe to display values that have been assigned using nonblocking assignments.
- 8. Do not make assignments using #0 delays.



Pipeline Modeling





Bad blocking-assignment – synthesize to one flip-flops

```
module pipeb1 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

always @(posedge clk) begin
  q1 = d;
  q2 = q1;
  q3 = q2;
  end
endmodule
```




Figure 3 - Actual synthesized result!



Bad Blocking-assignment sequential coding – but it works

```
module pipeb2 (q3, d, clk);
 output [7:0] q3;
 input [7:0] d;
 input clk;
 reg [7:0] q3, q2, q1;
 always @(posedge clk) begin
   q3 = q2;
   q2 = q1;
   q1 = d;
 end
endmodule
```



Bad blocking-assignment – synthesize correctly but simulation mismatch

```
module pipeb3 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) q1=d;

  always @(posedge clk) q2=q1;
  always @(posedge clk) q3=q2;
  endmodule
```

```
module pipeb4 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

always @ (posedge clk) q2=q1;
  always @ (posedge clk) q3=q2;
  always @ (posedge clk) q1=d;
  endmodule
```



```
module pipeb1 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) begin
    q1 = d;
    q2 = q1;
    q3 = q2;
  end
endmodule
```

```
module pipen1 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) begin
    q1 <= d;
    q2 <= q1;
    q3 <= q2;
  end
endmodule</pre>
```



```
module pipeb2 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) begin
    q3 = q2;
    q2 = q1;
    q1 = d;
  end
endmodule
```

```
module pipen2 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) begin
    q3 <= q2;
    q2 <= q1;
    q1 <= d;
  end
endmodule</pre>
```



```
module pipeb1 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

always @(posedge clk) begin
  q1 = d;
  q2 = q1;
  q3 = q2;
  end
endmodule
```

```
module pipen3 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) q1<=d;
  always @(posedge clk) q2<=q1;

  always @(posedge clk) q3<=q2;
  endmodule</pre>
```



```
module pipeb4 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

always @(posedge clk) q2=q1;
  always @(posedge clk) q3=q2;
  always @(posedge clk) q1=d;
  endmodule
```

```
module pipen4 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;

  always @(posedge clk) q2<=q1;
  always @(posedge clk) q3<=q2;
  always @(posedge clk) q1<=d;
  endmodule</pre>
```



Sequential Feedback – an LFSR example

```
module lfsrb1 (q3, clk, pre n);
  output q3;
  input clk, pre n;
  reg
       q3, q2, q1;
  wire
  assign n1 = q1 ^ q3;
  always @(posedge clk or negedge pre n)
    if (!pre n) begin
      q3 = 1'b1;
      q2 = 1'b1;
      q1 = 1'b1/;
    end
    else begin
      q3 \neq q2;
      g2 = n1;
      q1 = q3;
    end
endmodule
```

This works



LFSR – Non-blocking

```
module lfsrn1 (q3, clk, pre n);
 output q3;
 input clk, pre n;
 reg q3, q2, q1;
 wire n1;
 assign n1 = q1 ^ q3;
  always @(posedge clk or negedge pre n)
    if (!pre n) begin
     q3 <= 1'b1;
     q2 <= 1'b1;
     q1 <= 1'b1;
    end
   else begin
     q2 \ll n1;
     q1 <= q3;
    end
endmodule
```

Guideline #1: When modeling sequential logic, use nonblocking assignments. Guideline #2: When modeling latches, use nonblocking assignments.



Combinational Logic using Blocking Assignment

What if using Non-Blocking assignment?

```
module ao4 (y, a, b, c, d);
  output y;
  input a, b, c, d;
  reg y, tmp1, tmp2;

always @(a or b or c or d) begin
  tmp1 <= a & b;
  tmp2 <= c & d;
  y <= tmp1 | tmp2;
  end
endmodule</pre>
```

```
module ao5 (y, a, b, c, d);
  output y;
  input a, b, c, d;
  reg    y, tmp1, tmp2;

always @(a or b or c or d or tmp1 or tmp2) begin
    tmp1 <= a & b;
    tmp2 <= c & d;
    y    <= tmp1 | tmp2;
  end
endmodule</pre>
```

Work but Multiple pass of always block



Efficient combinational logic coding using blocking assignment

```
module ao2 (y, a, b, c, d);
  output y;
  input a, b, c, d;
  reg y, tmp1, tmp2;

always @ (a or b or c or d) begin
    tmp1 = a & b;
    tmp2 = c & d;
    y = tmp1 | tmp2;
  end
endmodule
```



Mixed Sequential & Combinational Logic – using Non-blocking

```
module nbex2 (q, a, b, clk, rst_n);
  output q;
  input clk, rst_n;
  input a, b;
  reg q;

always @(posedge clk or negedge rst_n)
  if (!rst_n) q <= 1'b0;
  else q <= a ^ b;
endmodule</pre>
```

```
module nbex1 (q, a, b, clk, rst_n);
  output q;
  input clk, rst_n;
  input a, b;
  reg q, y;

always @(a or b)
    y = a ^ b;

always @(posedge clk or negedge rst_n)
    if (!rst_n) q <= 1'b0;
    else q <= y;
endmodule</pre>
```



Don't Mixed Blocking & Non-Blocking

```
module ba_nba2 (q, a, b, clk, rst_n);
  output q;
  input a, b, rst_n;
  input clk;
  reg q;

always @ (posedge clk or negedge rst_n) begin: ff
  reg tmp;
  if (!rst_n) q <= 1'b0;
  else begin
    tmp = a & b;
    q <= tmp;
  end
  end
  end
endmodule</pre>
```

blocking / non-blocking assignment the same variable

- Error

```
module ba_nba6 (q, a, b, clk, rst_n);
  output q;
  input a, b, rst_n;
  input clk;
  reg q, tmp;

always @ (posedge clk or negedge rst_n)
  if (!rst_n) q = 1'b0; // blocking assignment to "q"
  else begin
    tmp = a & b;
    q = tmp; // nonblocking assignment to "q"
  end
endmodule
```



Multiple assignment to the same variable - Race

```
module badcode1 (q, d1, d2, clk, rst n);
  output q;
  input d1, d2, clk, rst n;
  req
         q;
  always @(posedge clk or negedge rst n)
    if (!rst_n) q \ll 1'b0;
                q <= d1;
    else
  always @ (posedge clk or negedge rst n)
    if (!rst n) q <= 1'b0;
            q \le d2;
    e1se
endmodule
```



Nonblocking assignments are updated after \$display

```
module display cmds;
 reg a;
 initial $monitor("\$monitor: a = %b", a);
 initial begin
   strobe ("\strobe : a = %b", a);
   a = 0;
   a <= 1;
   #1 $finish;
 end
endmodule
```

```
$display: a = 0
$monitor: a = 1
$strobe : a = 1
```



#0-delay assignment v.s. \$strob/\$monitor

```
module nb schedulel;
 req a, b;
 initial begin
   a = 0;
   b = 1;
   a \le b;
   b \le a:
      $monitor ("%0dns: \$monitor: a=%b b=%b", $stime, a, b);
      $display ("%0dns: \$display: a=%b b=%b", $stime, a, b);
      strobe ("%0dns: \strobe : a=%b b=%b\n", $stime, a, b);
    #0 $display ("%0dns: #0 : a=%b b=%b", $stime, a, b);
    #1 $monitor ("%0dns: \$monitor: a=%b b=%b", $stime, a, b);
      $display ("%0dns: \$display: a=%b b=%b", $stime, a, b);
      strobe ("%0dns: \strobe : a=%b b=%b\n", $stime, a, b);
      $display ("%0dns: #0 : a=%b b=%b", $stime, a, b);
    #1 $finish;
  end
endmodule
```




Multiple nonblocking assignment to the same variable Nonblocking assignments shall be performed in the order the statements were executed.

```
initial begin
    a <= 0;
    a <= 1;
end</pre>
```




Case Study - 1

The testbench sends new data to DUT every cycle, the DUT is supposed to receive the data in next clock cycle. But simulation result is different from expected.





Case-2: Generated clock



```
always @ (posedge clk)
always @(posedge clk)
 if (!rstn) clk divided2 <= 0;
                                                                         if (!rstn) clk divided2 = 0;
                                                                                     clk_divided2 = ~clk_divided2; // OK, immediate update
            clk_divided2 <= ~clk_divided2; // GOTCHA!
                                                                         else
  else
                                   // delay update to after delta
                                                                         always @(posedge clk)
always @(posedge clk)
 if (!rstn) out1 <= 0;
                                                                          if (!rstn) out1 <= 0;
            out1 <= in1;
                                   // delay update to after delta
                                                                                      out1 <= in1;
  else
                                                                           else
always @(posedge clk_divided2)
                                                                         always @ (posedge clk_divided2)
 if (!rstn) out2 <= 0;
                                                                           if (!rstn) out2 <= 0;
 else out2 <= out1;
                                   // race condition with outl
                                                                           else out2 <= out1;
```



Case-3: Simulation Hang

- The non-blocking assignment schedules i to be updated after active event processing has completed. However, active event processing will never complete, because the while condition will continue to evaluate as true.
- Change to block assignment: i = i + 1;

```
i = 0;
while(i < 8'b01100100 && !(mem[i] == RC)) begin
i <= i + 1;
end
```



Case-4: Simulation Hang – Zero-delay Glitch

Condition: Combinational block form a combinational loop connected by variables glitch their output, resulting in repeated re-triggering of the blocks that reference these signals

Code explained

- 1. The first update to 'b' is made at 1ns from the initial block.
- 2. This causes the first always block to trigger and both the updates to 'a' are made. Finally 'a' gets the value 0.
- 3. Update to 'a' causes second always block to trigger. First update to 'b' is the value 0 and the second update is the value 1. Note that 'b' old value at this point was 1.
- 4. This glitch in the second always block (from 1 it goes to 0 and then back to 1) triggers the first block again.

-DELay trigger - Filter out glitches that are too narrow to be seen by an always block event control by checking to see if a variable in the event control expression has a different value from when the block was last executed

```
module top();
reg a,b;
initial begin
#1 b = 1;
#1
 $finish:
end
always @(*) begin : BLK B TO A
 $display("Entering first block");
 a = b;
 a = 1'b0;
end
always @(*) begin : BLK A TO B
 $display("Entering second block");
 b = a:
 b = 1'b1;
end
endmodule
```

Zero-delay Glitch by change to default value, then to new value

Condition: change to default value, then to new value

```
always_comb begin
{fifo_out_tdata, fifo_out_tuser} = '0;
if (axi_state != AXI_WAIT_DATA) begin
{fifo_out_tdata, fifo_out_tuser} = fifo_ss_data_out;
end
end
```

Fix: Use "else" to complete the condition

```
always_comb begin
{fifo_out_tdata, fifo_out_tuser} = '0;
if (axi_state != AXI_WAIT_DATA) begin
    {fifo_out_tdata, fifo_out_tuser} = fifo_ss_data_out;
end else begin
    {fifo_out_tdata, fifo_out_tuser} = '0;
end
end
```



RTL Coding Styles That Yield Simulation and Synthesis Mismatches



Incomplete sensitivity list

All synthesize a 2-input AND Gate

```
module code1a (o, a, b);
  output o;
  input a, b;
  reg o;

  always @(a or b)
   o = a & b;
endmodule
```

```
module code1b (o, a, b);
  output o;
  input a, b;
  reg o;
  always @(a)
   o = a & b;
  endmodule
```

```
module code1c (o, a, b);
  output o;
  input a, b;
  reg o;
  always
    o = a & b;
  endmodule
```



Complete sensitivity list with mis-ordered assignment Both synthesize correct circuit

```
module code2a (o, a, b, c, d);
  output o;
  input a, b, c, d;
  reg o, temp;

always @(a or b or c or d) begin
  o = a & b | temp;
  temp = c & d;
  end
endmodule
```

```
module code2b (o, a, b, c, d);
  output o;
  input a, b, c, d;
  reg o, temp;

always @(a or b or c or d) begin
   temp = c & d;
   o = a & b | temp;
  end
endmodule
```



Function

Functions always synthesize to combinational logic

latch

```
module code3a (o, a, nrst, en);
  output o;
  input a, nrst, en;
  reg o;

always @(a or nrst or en)
   if (!nrst) o = 1'b0;
   else if (en) o = a;
endmodule
```

3-input and gate

```
// Infers a latch with asynchronous low-true
// nrst and transparent high latch enable "en"
module code3b (o, a, nrst, en);
 output o;
 input a, nrst, en;
 req
       0;
 always @(a or nrst or en)
   o = latch(a, nrst, en);
  function latch;
     input a, nrst, en;
     if (!nrst) latch = 1'b0;
     else if (en) latch = a;
  endfunction
endmodule
```



CASE – Full Case // synopsys full_case

• Inform the synthesis tool that the case statement is fully defined, and that the output assignments for all unused cases are "don't cares".

```
// no full case
                                                 // full case example
// Decoder built from four 3-input and gates
                                                 // Decoder built from four 2-input nor gates
    and two inverters
                                                      and two inverters
module code4a (y, a, en);
                                                 // The enable input is dangling (has been optimized away)
                                                 module code4b (y, a, en);
  output [3:0] y;
                                                   output [3:0] y;
  input [1:0] a;
                                                   input [1:0] a;
  input
               en;
                                                   input
         [3:0] y;
 reg
                                                                en;
                                                         [3:0] y;
                                                   reg
  always @(a or en) begin
                                                   always @(a or en) begin
   y = 4'h0;
                                                     y = 4'h0;
   case ({en,a})
                                                     case ({en,a}) // synopsys full case
      3'b1 00: y[a] = 1'b1;
                                                       3'b1 00: y[a] = 1'b1;
      3'b1 01: y[a] = 1'b1;
                                                       3'b1 01: y[a] = 1'b1;
      3'b1 10: y[a] = 1'b1;
                                                       3'b1 10: y[a] = 1'b1;
      3'b1 11: y[a] = 1'b1;
                                                       3'b1 11: y[a] = 1'b1;
    endcase
                                                     endcase
  end
                                                   end
                                                 endmodule
endmodule
```



Case – Parallel Case // synopsys parallel_case


- all cases should be tested in parallel, even if there are overlapping cases which would normally cause a priority encoder to be inferred.
- When a design does have overlapping cases, the functionality between pre- and post-synthesis designs will be different.


```
// no parallel case
                                                 // parallel case
// Priority encoder - 2-input nand gate driving an // two parallel 2-input and gates
// inverter (z-output) and also driving a
                                                 module code5b (y, z, a, b, c, d);
// 3-input and gate (y-output)
                                                   output y, z;
module code5a (y, z, a, b, c, d);
                                                    input a, b, c, d;
 output y, z;
                                                   reg y, z;
 input a, b, c, d;
 req y, z;
                                                    always @(a or b or c or d) begin
                                                      {y, z} = 2'b0;
 always @(a or b or c or d) begin
   \{y, z\} = 2'b0;
                                                      casez ({a, b, c, d}) // synopsys parallel case
   casez ({a, b, c, d})
                                                        4'b11??: z = 1;
     4'b11??: z = 1;
                                                        4'b??11: y = 1;
     4'b??11: y = 1;
                                                      endcase
   endcase
                                                    end
 end
                                                 endmodule
endmodule
```





case, casez and casex

- case does not allow don't-care values (case: exact match (including x and z))
- ◆ casez allow both <u>"z" and "?"</u> values to be treated as don't-care values
- ◆ casex allows "z", "x" and "?" to be treated as don't-care values











casex – do not use casex for RTL coding

• When input is in unknown state, the pre-synthesis casex simulation will treat the unknown input as a "don't care". The equivalent post-synthesis simulation will propagate 'X's through the gate-level model, if that condition is tested.

```
module code6 (memce0, memce1, cs, en, addr);
  output
                 memce0, memce1, cs;
  input
             en;
  input [31:30] addr;
  req
                 memce0, memce1, cs;
  always @(addr or en) begin
                                   If MSB goes unknown while en is asserted
    \{memce0, memce1, cs\} = 3'b0;
    casex ({addr, en})
                                   memce0 or memce1 asserted, and cs asserted
      3'b101: memce0 = 1'b1;
                                   But it can be only one asserted
      3'b111: memce1 = 1'b1;
      3'b0?1: cs = 1'b1;
    endcase
  end
endmodule
```



casez – use sparingly and cautiously for RTL coding

- Short, concise and tabular method for coding useful structures, e.g. priority encoders, address decoder ...
- Simulation mismatch if input is high-impedance.

```
module code7 (memce0, memce1, cs, en, addr);
 output
        memce0, memce1, cs;
 input
           en;
 input [31:30] addr;
 req memce0, memce1, cs;
 always @(addr or en) begin
   \{memce0, memce1, cs\} = 3'b0;
   casez ({addr, en})
     3'b101: memce0 = 1'b1;
     3'b111: memce1 = 1'b1;
     3'b0?1: cs = 1'b1;
   endcase
 end
endmodule
```



Assigning 'X'

- Synthesis interprets as a "don't care"
- FSM design assign 'X" to unused states to help debugging
 - Default next state to 'X' prior to entering the case statement

```
module code8b (y, a, b, c, s);
// Note: the second example synthesizes to a smaller
    and faster implementation than the first example.
                                                        output y;
                                                        input a, b, c;
module code8a (y, a, b, c, s);
                                                        input [1:0] s;
 output
 input a, b, c;
                                                        reg
                                                                       У;
 input [1:0] s;
 req
            У;
                                                        always @(a or b or c or s)
 always @(a or b or c or s) begin
                                                           case (s)
   y = 1'bx;
                                                             2'b00: y = a;
   case (s)
     2'b00: y = a;
     2'b01: y = b;
                                                       2'b01: y = b;
     2'b10: y = c;
                                                             2'b10, 2'b11: y = c;
   endcase
 end
             3-to-1 multiplexers where s is never 2'b11.
                                                           endcase
endmodule
              If s=2'b11 happens, x propagate and get noticed earlier
                                                      endmodule
```



Translate_off/translate_on

- Used to display information about a design, But dangerous to model functionality
- The sequence "assert reset, assert set, remove reset, leaving set still asserted."
 causes mismatch

```
// Generally good DFF with asynchronous set and reset
module code10a (q, d, clk, rstn, setn);
  output q;
  input d, clk, rstn, setn;
  reg q;

always @(posedge clk or negedge rstn or negedge setn)
  if (!rstn) q <= 0; // asynchronous reset
  else if (!setn) q <= 1; // asynchronous set
  else q <= d;
endmodule</pre>
```

```
// synopsys translate_off
// Bad DFF with asynchronous set and reset. This design
// will not compile from Synopsys, and the design will
// not simulate correctly.
module code10b (q, d, clk, rstn, setn);
output q;
input d, clk, rstn, setn;
reg q;

always @(posedge clk or rstn or setn)
if (!rstn) q <= 0; // asynchronous reset
else if (!setn) q <= 1; // asynchronous set
else q <= d;
endmodule</pre>
```



Use translate_on/translate_off

```
// Good DFF with asynchronous set and reset and self-
   correcting
// set-reset assignment
module code10c (q, d, clk, rstn, setn);
  output q;
input d, clk, rstn, setn;
 req q;
  always @(posedge clk or negedge rstn or negedge setn)
       (!rstn) q <= 0; // asynchronous reset
   else if (!setn) q <= 1; // asynchronous set
   else \alpha <= d;
  // synopsys translate off
    always @(rstn or setn)
     if (rstn && !setn) force q = 1;
     else
                         release q;
  // synopsys translate on
endmodule
```

Use `ifndef SYNTHESIS



Timing Delays

- An always block not schedule events in zero time could miss triggered events.
- The actual design is two inverter one is #25 delay, the other #40 delay.
- But simulation if "in" changes in 40 ns, then mismatch
- Placing delays on the left side of **always** block assignments does not accurately model either RTL or behavioral models

```
module code11 (out1, out2, in);
  output out1, out2;
  input in;
  reg out1, out2;

always @(in) begin
  #25 out1 = ~in;
  #40 out2 = ~in;
  end
endmodule
```



Initial Value

"initial" statement is not synthesizable. Use Reset to set initial value

```
reg [OUTPUT_WIDTH-1:0] previousstate = 0;
reg [OUTPUT_WIDTH-1:0] presentstate = 1;
reg [6:0] fib_number_cnt = 1;
reg [OUTPUT_WIDTH-1:0] nextstate = 1;
```



```
always @(posedge clk or posedge reset)

if (reset) begin

previousstate <= 0;

presentstate <= 1;

... etc ...

end
```



Verilog Gotchas



Gotcha 21: Combinational logic sensitivity list with function calls

- It only infers sensitivity to signals directly referenced in the always block.
- Use System Verilog The always_comb always_latch procedural blocks will descend into function calls to infer the sensitivity list.

```
always @(a, b) begin
                          // OK, sensitivity list complete
  sum = a + b:
end
always @(a, b) begin
                         // OK, sensitivity list complete
 prod = mult(a, b);
                         // call function that reads a, b
end
always @(a, b) begin
                          // GOTCHA! sensitivity list not complete
  out = sel? sum: prod;
                               missing sel
end
function [15:0] mult (input [7:0] m, n);
  mult = m * n;
endfunction
```

```
// OK, infers @(a, b)
always @* begin
  sum = a + b:
end
always @* begin
                          // OK, infers @(a, b)
  prod = mult(a, b);
                          // call function that reads a, b
end
always 0* begin
                          // OK, infers @(sel, sum, prod)
  out = sel? sum: prod
end
function [15:0] mult (input [7:0] m, n);
 mult = m * n;
endfunction
```



Gotcha 25: Sequential logic blocks with begin...end groups

- A synthesis requirement is that a resettable sequential procedural block should only contain a single if...else statement.
- Each branch of the if...else might contain multiple statements



Gotcha30: Nonblocking assignments in combinational logic

```
always @(m, n) // combinational sensitivity list (no clock edge)
m <= m + n; // GOTCHA! schedules change after clock-to-Q delta</pre>
```

nonblocking assignment does not block the execution flow of the procedural block, and so the block returns to its sensitivity list to wait for the next change on m or n. After the clock-to-Q delta, the value of m is updated. This change will once again trigger the sensitivity list, repeating the evaluation and update of m after a clock-to-Q delta.

```
always @(m, n) // combinational sensitivity list (no clock edge)
   m = m + n; // OK, immediate update to m with no clock-to-Q delta
```

a blocking assignment ensures that m will have a new, stable value before the procedural block returns to its sensitivity list, and thus will not re-trigger the procedural block.



Gotcha 31: Combinational logic assignments in the wrong order

```
always @(in1) begin
out1 = in1; // out1 is first updated to new value of in1
out2 = out1; // OK, second out2 gets new value of out1
end

module bad_comb_logic (input wire in1,
output reg out1, out2
);
always @(in1) begin
out2 = out1; // GOTCHA: out2 is first stores last out1 value
out1 = in1; // second, out1 is updated to new value of in1
```



end endmodule

Gotcha 33: Incomplete decision statements not to use full-case unless designer knows it is the design intention

```
logic [2:0] state, nstate; // 3-bit variables (8 possible values)
always @(state) begin // next state decoder
  case (state) //synthesis full_case -- GOTCHA!
  3'b001: nstate = 3'b010;
  3'b010: nstate = 3'b100;
  3'b100: nstate = 3'b001;
  endcase
end
```

```
case (state)
  3'b001: nstate = 3'b010;
  3'b010: nstate = 3'b100;
  3'b100: nstate = 3'b001;
  default: nstate = 3'b001; // on error, go back to first state
endcase
```

```
default: nstate = 3'bxxx; // on error, set nstate to unknown
```



Gotcha 34: Overlapped decision statements

Gotcha. One decision branches never gets executed. Redundant decision selection values can go undetected in simulation.

```
always @* begin
    if (sel == 2'b00) y = a;
else if (sel == 2'b01) y = b;
else if (sel == 2'b01) y = c; // GOTCHA! same sel value
else if (sel == 2'b11) y = d;
end
```

```
always @* begin
  case (sel)
   2'b00: y = a;
  2'b01: y = b;
  2'b01: y = c; // GOTCHA! same sel value as previous line
  2'b11: y = d;
  endcase
end
```

SystemVerilog adds a **unique** modifier that can be used with both if...else...if and case decision statements.

```
always_comb begin
  unique if (sel == 2'b00) y = a;
  else if (sel == 2'b01) y = b; // will get simulation warning
  else if (sel == 2'b01) y = c; // will get simulation warning
  else if (sel == 2'b11) y = d;
end

always_comb begin
  unique case (sel)
   2'b00: y = a;
  2'b01: y = b; // will get simulation warning
  2'b01: y = c; // will get simulation warning
  2'b11: y = d;
  endcase
end
```



Gotcha 38: Hidden design problems with 4-state logic

Some programming statements do not propagate logicX values. It creates mismatch in synthesis and simulation

Use // synopsys translate_off, translate_on

sel is X does not propagate in simulation – X - hiding

```
always comb begin
  if (sel)
    v = a; // do true statements
  else
//synthesis translate off
  if (!sel) // opposite of if condition)
//synthesis translate on
    y = b; // do the not true statements
//synthesis translate off
  else begin
    y = 'bx;
    $display("if condition tested either an X or Z");
  end
//synthesis translate on
```



Gotcha 42: Undetected shared variables in modules

- Use linting tools to check for multiple processes writing to the same variable.
- Use SystemVerilog's always_comb, always_ff, always_latch, and continuous assign to assign values to a variable. These processes make it illegal for a variable to be written to by multiple processes.



Gotcha 56: Asynchronous and synchronous reset at time zero

To reset at time-zero

- Synchronous reset: Need reset active before first clock edge reset_blocking, clock_1_nonblocking
- Asynchronous reset: Need reset active after always_ff scheduled reset nonblocking

```
// async_reset
always_ff @(posedge clock, negedge reset_n)
    if (!reset_n) q <= 0;
    else q <= d;
```

```
// sync_reset
always_ff @(posedge clock)
    if (!reset_n) q <= 0;
    else q <= d;
```

```
// reset_blocking
Initial begin
  reset_n = 0;
  #10 reset_n = 1;
end
```

```
// reset_nonblocking
Initial begin
  reset_n <= 0;
  #10 reset_n = 1;
end
```

```
// clock_0
Initial begin
clock = 0;
forever #5 clock = ~clock;
end
```

```
// clock_1
Initial begin
clock = 1;
forever #5 clock = ~clock;
end
```

```
// clock_1_nonblocking
Initial begin
    clock <= 1;
    forever #5 clock = ~clock;
end
```



Gotcha 70: Continuous assignments with delays cancel glitches

module clock gen;

```
timeunit 1ns; timeprecision 1ns;
 logic clock0, clock3, clock6;
 initial begin
   clock0 \leftarrow 0;
   forever #5 clock0 = ~clock0;
 end
 assign #3 clock3 = clock0 ; // OK, clock3 works as expected
 assign #6 clock6 = clock0 ; // GOTCHA! clock6 flat lines
 initial begin
   $timeformat(-9, 0, "ns", 7);
   $time, clock0, clock3, clock6);
   #30 $finish;
 end
endmodule: clock gen
always @(clock0)
  clock6 <= #6 clock0; // OK, 6ns intra-assignment delay</pre>
```

