UNIT-1

Syllabus

Introduction To Parallel Computing: Basics, fundamental laws, Categorizing parallel approaches, Parallel strategies, and Parallel speedup versus comparative speedups.

Performance limits and profiling: Application's potential performance limits, determine your hardware capabilities, characterizing your application.


Parallel algorithms and patterns: Algorithm analysis for parallel computing applications, Performance models versus algorithmic complexity, Parallel algorithms, Hash function, Spatial hashing, Prefix sum, Parallel global sum.

Introduction To Parallel Computing

Basics

"Computing" refers to the process of using computers and computer systems to perform various tasks, such as data processing, information storage, and solving complex problems.

This computing can be either done in Serial Way known as **Serial Computing** or in Parallel Way known as **Parallel Computing**



Serial Computing:

Serial computing refers to traditional computing where tasks are executed sequentially, one after the other, using a single processor. In serial computing, each instruction or task must wait for the previous one to complete before it can be executed. This approach limits the speed and efficiency of processing, especially when dealing with complex or time-consuming tasks.


Example of Serial Computing: Consider a task of sorting a large dataset of numbers in ascending order. In a serial computing environment, a single processor would go through the entire dataset, comparing and rearranging numbers one pair at a time until the entire dataset is sorted. This process occurs sequentially, and each comparison and rearrangement must wait for the previous one to finish.



Parallel computing

Parallel computing is a type of computation in which multiple processors or computers work together to solve a problem. Instead of one single processor handling the entire task, parallel computing divides the task into smaller sub-tasks that can be processed simultaneously. This simultaneous processing can lead to significant improvements in computational speed and efficiency.

Example of Parallel Computing: Using the same example of sorting a large dataset, parallel computing would involve dividing the dataset into smaller chunks, and each chunk is sorted independently by a separate processor. These processors work in parallel, sorting their respective chunks simultaneously. Once all processors have completed sorting their portions, the sorted chunks can be combined to produce the final sorted dataset.



DEFINITION Parallel computing is the practice of identifying and exposing parallelism in algorithms, expressing this in our software, and understanding the costs, benefits, and limitations of the chosen implementation.

Benefits of Parallel Computing

- Faster Run Time with More Compute Cores: Parallelization involves dividing a task into smaller sub-tasks that can be executed simultaneously, utilizing multiple cores to process the data. This approach can significantly reduce the time required to complete the task, as each core works on a separate portion of the problem concurrently.
- Larger Problem Sizes with More Compute Nodes: With more nodes, you can break down your
 problem into smaller pieces that each node can work on simultaneously, which is especially
 beneficial for handling larger datasets and more complex simulations.
- Energy Efficiency by Doing More with Less: In the context of parallel computing, the concept
 of "doing more with less" often revolves around optimizing energy efficiency while achieving
 better computational performance. This can be achieved by making use of dynamic resource
 allocation and workload consolidation to ensure that the number of processors used is
 proportional to the workload. Turn off or put to sleep any unused processors.

The energy consumption for your application can be estimated using the formula

 $P = (N Processors) \times (R Watts/Processors) \times (T hours)$

where P is the energy consumption, N is the number of processors, R is the thermal design power, and T is the application run time.

- **Scalability:** Parallel computing can be easily scaled by adding more processors, which further enhances performance. Serial computing does not scale in this manner, as it relies on a single processor.
- Parallel Computing Can Reduce Costs: As technology advances, the cost of individual processors and memory decreases. Parallel computing systems can take advantage of these cost reductions, making it more economical to build high-performance computing clusters or data centers.

Applications of Parallel Computing:

- Scientific Simulations: Used in fields such as physics, chemistry, and engineering for complex simulations.
- Big Data Processing: Parallel computing is crucial in processing vast amounts of data in fields like data analytics and machine learning.
- Weather Forecasting: Enables complex weather simulations and predictions.
- Video and Image Processing: Parallelism accelerates tasks like video rendering and image recognition.
- **Financial Modelling:** Used for risk analysis, option pricing, and other complex financial calculations.

Fundamental laws

Fundamental laws in parallel computing, such as Amdahl's Law and Gustafson's Law, are essential for understanding the limitations and possibilities of parallel processing. These laws provide valuable insights into how the speedup of a parallel algorithm is affected by various factors.

What is Speedup?

Speedup in parallel computing refers to the performance improvement achieved by using multiple processors or computing resources to solve a problem compared to using a single processor. It is a measure of how much faster a parallel algorithm or system can complete a task compared to a serial (single-processor) implementation of the same task. Speedup is a crucial metric for evaluating the effectiveness of parallel computing systems.

The speedup (S) can be calculated using the following formula:

$$s=T_{serial}/T_{parallel}$$

Where:

Tserial is the execution time of the task using a single processor (serial execution time).
 Tparallel is the execution time of the task using multiple processors (parallel execution time).

A speedup value greater than 1 indicates that the parallel implementation is faster than the serial implementation. Ideally, in a perfectly parallelizable task, doubling the number of processors would

ideally halve the execution time, resulting in a speedup of 2. However, achieving perfect linear speedup is rare in real-world scenarios due to factors such as communication overhead, load balancing issues, and synchronization constraints between processors.

Amdahl's Law is a fundamental principle in parallel computing that expresses the potential speedup of a parallel algorithm as a function of the proportion of the algorithm that can be parallelized. It was formulated by Gene Amdahl in 1967 and is represented by the following formula:

$$SpeedUp(N) = \frac{1}{S + \frac{P}{N}}$$
 Where:

- **Speedup** is the improvement in performance achieved by parallelizing a computation compared to executing it sequentially.
- **P** is the proportion of the algorithm that can be parallelized (a value between 0 and 1).
- S is the serial fraction
- N no.of processors/nodes/cores

Amdahl's Law highlights the limitations of parallel computing. It states that the speedup of a program using multiple processors in parallel computing is limited by the sequential fraction of the program. In other words, if only a portion of a program can be parallelized (the rest being inherently sequential), then no matter how many processors are added, there will always be a limit to the speedup that can be achieved.

For example, if 90% of a program can be parallelized (P = 0.9) and the parallel portion runs on 5 processors, the maximum speedup that can be achieved according to Amdahl's Law is:

In this case, even though 90% of the program can be parallelized and runs on 5 processors, the maximum speedup achievable is approximately 3.57 times faster compared to the sequential execution due to the presence of the 10% sequential portion.




Fig : Speedup for a fixed-size problem according to Amdahl's Law is shown as a function of the number of processors. Lines show ideal speedup when 100% of an algorithm is parallelized, and for 90%, 75%, and 50%. Amdahl's Law states that speedup is limited by the fractions of code that remain serial.

Gustafson's Law, formulated by John L. Gustafson, provides a different perspective on parallel computing compared to Amdahl's Law. Unlike Amdahl's Law, which focuses on fixed problem sizes, Gustafson's Law takes into account varying problem sizes. The basic idea behind Gustafson's Law is that as the size of the problem increases, the impact of the parallelizable portion of the program becomes more significant, leading to better scalability. In other words, with larger problem sizes, parallel systems can achieve higher levels of speedup.

The formula for Gustafson's Law is as follows:

SpeedUp(N) = N - S * (N - 1)where N is the number of processors, and S is the serial fraction




Fig :Speedup for when the size of a problem grows with the number of available processors according to Gustafson-Barsis's Law is shown as a function of the number of processors. Lines show ideal speedup when 100% of an algorithm is parallelized, and for 90%, 75%, and 50%


Strong scaling and weak scaling are two different metrics used to evaluate the performance of parallel computing systems, and they provide insights into how well a parallel algorithm or application can handle an increasing workload or an increasing number of processors. Here's a comparison of strong scaling and weak scaling:

Strong Scaling:

Definition: Strong scaling measures how the execution time of a fixed problem size decreases as the number of processors increases. In other words, it assesses how well a parallel system performs when the size of the problem remains constant, but the number of processors used to solve the problem increases.

Objective: The goal of strong scaling is to reduce the execution time for a fixed problem size by utilizing more processors. It aims to speed up the solution of a specific problem.

Scenario: Strong scaling is applicable when the size of the problem is fixed, and the aim is to solve that problem faster by employing additional processors.




2. Weak Scaling:

Definition: Weak scaling measures how the execution time changes as both the problem size and the number of processors increase proportionally. In other words, it assesses how well a

parallel system can handle larger workloads by adding more processors as the problem size grows.


Objective: The goal of weak scaling is to maintain a constant workload per processor as the size of the problem and the number of processors increase. It aims to solve larger problems in approximately the same amount of time per processor.

Scenario: Weak scaling is applicable when the problem size can be increased, and the aim is to handle larger workloads by distributing the computational load across a larger number of processors.




Parallel Approaches(Flynn's Classification)

Flynn's classification is essential in the field of parallel computing because it provides a framework for understanding and categorizing different types of computer architectures based on the number of instruction streams and data streams. This classification is named after Michael J. Flynn, who introduced it in 1966. Flynn's taxonomy is a useful tool for understanding different types of computer architectures and their strengths and weaknesses.




The taxonomy highlights the importance of parallelism in modern computing and shows how different types of parallelism can be exploited to improve performance. It helps in designing and analyzing parallel processing systems


1. Single Instruction Single Data (**SISD**): In a SISD architecture, there is a single processor that executes a single instruction stream and operates on a single data stream. This is the simplest type of computer architecture and is used in most traditional computers.




2. Single Instruction Multiple Data (**SIMD**): In a SIMD architecture, there is a single processor that executes the same instruction on multiple data streams in parallel. This type of architecture is used in applications such as image and signal processing.



3. Multiple Instruction Single Data (MISD): In a MISD architecture, multiple processors execute different instructions on the same data stream. This type of architecture is not commonly used in practice, as it is difficult to find applications that can be decomposed into independent instruction streams.



4. Multiple Instruction Multiple Data (MIMD): In a MIMD architecture, multiple processors execute different instructions on different data streams. This type of architecture is used in distributed computing, parallel processing, and other high-performance computing applications.




Parallel strategies

Parallel strategies" typically refer to techniques and methods for parallel processing, which is the simultaneous execution of multiple tasks or processes to improve the efficiency and performance of a computer system. Parallel strategies are commonly used in various computing domains, such as high-performance computing and distributed systems, to speed up computations and handle large volumes of data. Here are some common parallel strategies:

Data Parallel Approach

Data parallelism involves performing the same operation on multiple data elements simultaneously. This strategy is often used in applications where the same operation can be applied to different pieces of data independently.



Scenario: Imagine you're running a data analysis task on a large dataset of customer reviews for a product. Your goal is to perform sentiment analysis on each review to determine if it's positive, negative, or neutral. The sentiment analysis process is computationally intensive, and you want to speed it up using data parallelism.

Data Parallelism in Sentiment Analysis:


- 1. **Data Preparation**: You have a dataset of 1,000,000 customer reviews. To apply data parallelism, you divide this dataset into smaller, non-overlapping subsets. Let's say you split it into four subsets, each containing 250,000 reviews.
- 2. **Parallel Processing**: You have a sentiment analysis model that can analyze reviews. You set up four separate processing units (e.g., CPU cores or machines in a cluster), each responsible for analyzing one subset of reviews. Each processing unit loads its assigned subset of data.

- 3. **Analysis**: Each processing unit applies the sentiment analysis model to its subset of reviews independently and simultaneously. For instance:
 - Processing Unit 1 analyzes reviews 1 to 250,000.
 - Processing Unit 2 analyzes reviews 250,001 to 500,000.
 - Processing Unit 3 analyzes reviews 500,001 to 750,000.
 - Processing Unit 4 analyzes reviews 750,001 to 1,000,000.
- 4. **Aggregation**: As each processing unit finishes its analysis, it generates results, such as counts of positive, negative, and neutral reviews within its subset. These results are temporarily stored.
- 5. **Combining Results**: After all processing units have completed their work, you combine the results. You sum up the counts from each processing unit to get the overall sentiment analysis results for the entire dataset.

Task Parallelism(Main-Worker Approach)

Task parallelism involves executing multiple independent tasks or processes in parallel. Each task can perform different operations and may not necessarily operate on the same data. Task parallelism is common in applications where different tasks can be performed concurrently without dependencies between them.

In the main-worker approach, one processor schedules and distributes the tasks for all the workers, and each worker checks for the next work item as it returns the previous completed task.



Example: Web Server Handling Requests

Consider a web server handling incoming HTTP requests. Each incoming request is an independent task that can be processed concurrently. The tasks include tasks like parsing the request, querying the database, and generating the response. In a task parallelism scenario:

1. Task 1: Parsing Request

 This task involves parsing the incoming HTTP request to extract information like the requested URL, parameters, and headers.

2. Task 2: Database Query

• This task involves querying a database to fetch data related to the request, such as user information or product details.

3. Task 3: Generating Response


 This task involves generating an HTML response based on the parsed request and data retrieved from the database.

In a task parallelism setup, these tasks can be executed concurrently by multiple threads or processes, allowing the server to handle multiple incoming requests simultaneously without waiting for one task to complete before starting the next.

Bucket-brigade Parallelism:

A **bucket brigade** is a method of manually transporting items or materials from one location to another by forming a line of people, each of whom carries an item and passes it to the next person. This technique is similar to how buckets of water might be passed along a line of people to put out a fire, which is where the term "bucket brigade" originated.

In parallel computing, the concept of bucket-brigade parallelism involves breaking down a task into smaller subtasks, where each subtask is processed independently and passed to the next processing unit for further computation. This technique allows for efficient parallel processing of tasks and is often used in scenarios where tasks can be divided into smaller, manageable parts.



Example: Manufacturing Assembly Line

Let's say we have a manufacturing assembly line for producing smartphones. The assembly line consists of three stages: A, B, and C. Each stage represents a specific task in the smartphone assembly process.

1. Stage A - Component Assembly:

• Worker A assembles the basic components of the smartphone, such as the circuit board, battery, and display. Once Worker A finishes assembling a smartphone, it passes it to Stage B.

2. Stage B - Software Installation:

• Worker B installs the operating system and necessary software onto the smartphone assembled by Worker A. After software installation, the smartphone is passed to Stage C.

3. Stage C - Quality Control and Packaging:

• Worker C checks the smartphone for quality control, ensuring that all components are working correctly and the software is functioning as intended. If the smartphone passes quality control, it is packaged and prepared for shipment.

In this example, each stage (A, B, and C) represents a processing step, similar to the stages in a bucket-brigade parallelism scenario.

Parallel speedup versus comparative speedups.

Parallel speedup and comparative speedup are two different metrics used to evaluate the performance improvement achieved by parallel processing.

Parallel speedup measures how much faster a parallel algorithm runs compared to its sequential (single-processor) counterpart. It quantifies the performance improvement gained by using multiple processing units in parallel. Parallel speedup is calculated using the following formula:

Parallel Speedup=Sequential Execution Time/Parallel Execution


In this formula:

- Sequential Execution Time is the time taken by the algorithm to execute sequentially on a single processor.
- Parallel Execution Time is the time taken by the parallel algorithm to execute on multiple processors.


Comparative speedup: Comparative speedup is between architectures. This is usually a performance comparison between two parallel implementations or other comparison between reasonably constrained sets of hardware. For example, it may be between a parallel MPI implementation on all the cores of the node of a computer versus the GPU(s) on a node

How parallel computing Works

As a developer, you are responsible for the application software layer, which includes your source code. In the source code, you make choices about the programming language and parallel software interfaces you use to leverage the underlying hardware. Additionally, you decide how to break up your work into parallel units. A compiler is designed to translate your source code into a form the hardware can execute. With these instructions at hand, anOS manages executing these on the computer hardware.



Parallel Approach models are used to express parallelization in an application software layer that gets mapped to the computer hardware through the compiler and the OS. Parallel computing approaches involve various models and paradigms that define how tasks are divided, coordinated, and executed in parallel systems. Here are some common parallel computing approach models:




Hardware Models


Distributed Memory Architecture: A Cross-Node Parallel Method:

Distributed Memory Architecture, also known as distributed memory parallelism, is a parallel computing method where multiple processors or nodes in a cluster have their own private memory. These nodes are connected via a network, and they communicate and coordinate with each other by passing messages. In this architecture, each node operates independently and has its own local memory, and data sharing is achieved explicitly through message passing.

In the context of distributed memory architecture, a "cross-node parallel method" refers to parallel processing techniques that involve distributing tasks across multiple nodes in a cluster. Each node works on its subset of the data or a specific portion of the computation. Communication and coordination between nodes are essential, as tasks often depend on results or data computed on other nodes.



Shared Memory Architecture: An On-Node Parallel Method




In shared memory architecture, multiple processors or cores share a single, unified memory space. This shared memory can be accessed and modified by any processor within the system. On-node parallelism, within the context of shared memory architecture, refers to parallel processing

techniques that occur on a single computing node. In this approach, multiple threads or processes run concurrently on the same node, accessing shared memory to perform computations.


Vector Units: Multiple Operations With One Instruction

Vector units, also known as vector processors, are specialized hardware units that can perform multiple operations with a single instruction. These units are designed to process vectors, which are arrays of data elements, simultaneously. Vector processing is particularly useful in scenarios where the same operation needs to be performed on a large set of data elements.



Vector processing example with four array elements operated on simultaneously

Accelerator Device: A Special-Purpose Add-On Processor



GPUs come in two varieties: integrated and discrete. Discrete or dedicated GPUs typically have a large number of streaming multiprocessors and their own DRAM. Accessing data on a discrete GPU requires communication over a PCI bus

An accelerator device, often referred to as an accelerator, is a specialized hardware component (GPU)designed to perform specific types of computational tasks or workloads efficiently. Accelerators are typically used in conjunction with a central processing unit (CPU) and are especially well-suited for workloads that can benefit from parallel processing and offloading certain tasks from

the CPU. Accelerators are sometimes called "add-on processors" because they augment the processing capabilities of a system.

General Heterogeneous Parallel Architecture Model

Now let's combine all of these different hardware architectures into one model. Two nodes, each with two CPUs, share the same DRAM memory. Each CPU is a dual-core processor with an integrated GPU. A discrete GPU on the PCI bus also attaches to one of the CPUs. Though the CPUs share main memory, these are commonly in different Non-Uniform Memory Access (NUMA) regions. This means that accessing the second CPU's memory is more expensive than getting at it's own memory




Fig 5: A general heterogeneous parallel architecture model consisting of two nodes connected by a network. Each node has a multi-core CPU with an integrated and discrete GPU and some memory (DRAM).

Software Models

The programmer must first expose the parallelization, determine the best technique to operate in parallel, and then explicitly direct its operation in a safe, correct, and efficient manner. The following methods are the most common techniques for parallelization

Process-based parallelization: Message passing

Process-based parallelization, particularly through message passing, is a common approach in parallel computing. It involves dividing a task into multiple processes or threads that run independently on separate computing nodes or cores. These processes communicate and coordinate with each other by sending and receiving messages. Message passing is a method of inter-process communication where data and instructions are exchanged between processes to synchronize and share information. This approach is widely used in distributed memory systems, such as clusters and supercomputers.




Fig 6: The message passing library spawns processes. The OS places the processes on the cores of two nodes. The question marks indicate that the OS controls the placement of the processes and can move these during run time as indicated by the dashed arrows. The OS also allocates memory for each process from the node's main memory

• Thread-based parallelization: Shared data via memory

Thread-based parallelization involves dividing a task into multiple threads that share the same memory space within a single process. These threads can run concurrently on multiple CPU cores, and they communicate and coordinate by accessing shared data in the shared memory. This approach is commonly used in multi-core processors and symmetric multiprocessing (SMP) systems.




Fig 7:The application process in a thread-based approach to parallelization spawns threads. The threads are restricted to the node's domain. The question marks show that the OS decides where to place thethreads. Some memory is shared between threads.

• **Vectorization**: Multiple operations with one instruction

Vectorization is a parallel computing technique that enables processors to perform multiple operations with a single instruction. It takes advantage of SIMD (Single Instruction, Multiple Data) capabilities found in modern processors, including CPUs and GPUs. SIMD allows a single instruction to operate on multiple data elements simultaneously, which can significantly accelerate computations involving large datasets.




Fig 8 :Vector instructions in source code returning different performance levels from compilers

• **Stream processing**: Through specialized processors

Stream processing, often referred to as stream computing or data stream processing, is a computing paradigm where data is continuously processed as it is generated or ingested, rather than being stored in traditional databases or file systems. Stream processing is particularly useful for handling large volumes of real-time data from various sources, such as sensors, social media, financial transactions, and IoT devices. Specialized processors designed for stream processing accelerate the analysis and manipulation of data streams, ensuring timely and efficient processing

In the stream processing approach, data and compute kernel are offloaded to the GPU and its streaming multiprocessors. Processed data, or output, transfers back to the CPU for file IO or other work




Fig 9: Stream Processing Through Specialized Processors

Sample Application


We start with a 2D problem domain of a region of space. For purposes of illustration, we will use a 2D image of the Krakatau volcano as our example. The goal of our calculation could be to model the volcanic plume, the resulting tsunami, or the early detection of a volcanic eruption using machine learning. For all of these options, calculation speed is critical if we want real-time results to inform our decisions.

- 1. Discretize (break up) the problem into smaller cells or elements
- 2. Define a computational kernel (operation) to conduct on each element of the mesh
- 3. Add the following layers of parallelization on CPUs and GPUs to perform the calculation: Vectorization—Work on more than one unit of data at a time
- 4. Threads—Deploy more than one compute pathway to engage more processing cores
- 5. Processes—Separate program instances to spread out the calculation into separate memory spaces
- 6. Off-loading the calculation to GPUs—Send the data to the graphics processor to calculate




Step 1: Discretize the problem into smaller cells or elements

The domain is discretized into cells. For each cell in the computational domain, properties such as wave height, fluid velocity, or smoke density are solved for according to physical laws. Ultimately, a stencil operation or a matrix-vector system represents this discrete scheme




Step 2: Define a computational kernel, or operation, to conduct on each element of the mesh

The calculations on this discretized data are often some form of a stencil operation, so-called because it involves a pattern of adjacent cells to calculate the new value for each cell. This can be an average (a blur operation, which blurs the image)gradient (edge-detection, which sharpens the edges in the image) or another more complex operation associated with solving physical systems described by partial differential equations (PDEs)




Step 3: Vectorization to work on more than one unit of data at a time

Some processors have the ability to operate on more than one piece of data at a time; a capability referred to as vector operations. The shaded blocks in figure illustrate how multiple data values are operated on simultaneously in a vector unit in a processor with one instruction in one clock cycle.




Step 4: Threads To Deploy More Than One Compute Pathway To Engage More Processing Cores

Because most CPUs today have at least four processing cores, we use threading to operate the cores simultaneously across four rows at a time.



Step 5: Processes To Spread Out The Calculation To Separate Memory Spaces

We can further split the work between processors on two desktops, often called nodes in parallel processing. When the work is split across nodes, the memory spaces for each node are distinct and separate.



Step 6: Off-Loading The Calculation To Gpus

On a GPU, the vector length is much larger than on a CPU. Here, 8×8 tiles are distributed across GPU work groups.

Performance limits and profiling

In parallel processing, understanding performance limits and profiling the application are crucial steps to optimize the execution of parallel programs.

Performance limits refer to the maximum achievable performance of a computing system or application under specific conditions. These limits are determined by various factors and constraints and play a crucial role in understanding the capabilities and limitations of a system. Understanding these performance limits is essential for designing efficient algorithms, optimizing software, and choosing appropriate hardware configurations. It also guides researchers and engineers in developing new technologies to overcome existing limitations and improve overall computing performance.

Profiling tools are used to gather detailed information about the behavior of a parallel program. By understanding performance limits, utilizing profiling tools, and optimizing the code based on the profiling results, developers can enhance the efficiency of parallel applications, leading to improved speedup and overall performance.

Application's potential performance limits

- Flops (floating-point operations)
- Ops (operations) that include all types of computer instructions
- Memory bandwidth: Rate at which the data is transferred
- Memory latency: Time required for the first byte or word of data to be transferred
- Instruction queue (instruction cache)
- Networks
- Disk
- Machine Balance: Number of flops executed /memory bandwidth
- Arithmetic Intensity: Number of flops executed per memory operation

All of these limitations can be divided into two major categories:. Speeds are how fastoperations can be done. It includes all types of computer operations. But to be able to do the operations, you must get the data there. This is where feeds come in. Feeds include the memory bandwidth through the cache hierarchy, as well as network and disk bandwidth.

For many applications, the memory bandwidth limit can be difficult especially dealing with non-contiguous bandwidth. It is also known as strided memory access or non-contiguous memory access, refers to the manner in which data elements are accessed in memory. In contrast to contiguous memory access, where elements are stored in consecutive memory locations, non-contiguous memory access involves accessing elements that are not stored sequentially in memory.

Non-Contiguous Memory Access:

Now, consider a situation where the array elements are scattered in memory with a stride of 2. This is a non-contiguous memory access pattern:

```
Memory: | 1 | x | 2 | x | 3 | x | 4 | x | 5 | ...
Array: | 10| 20| 30| 40| 50| 60| 70| 80| 90| ...
```

In this case, accessing every second element (stride = 2) would mean accessing memory locations 1, 2, 3, 4, 5, etc., but the elements are not stored sequentially.

When your program needs to access such non-contiguous elements, it may lead to inefficiencies due to increased cache misses and a higher likelihood of accessing data from main memory rather than the faster cache memory.

Determine your Hardware capabilities:

To determine the Performance of hardware the following metrics are used:


- The rate at which floating-point operations can be executed (FLOPs/s)
- The rate at which data can be moved between various levels of memory (GB/s)
- The rate at which energy is used by your application (Watts)

In determining hardware performance and calculating the metrics, we use a mixture of theoretical and empirical measurements.

Theoretical measurements provide an upper limit to what a system can achieve. For instance, in parallel computing, theoretical analysis can reveal the maximum speedup or efficiency that a parallel algorithm can achieve in an ideal scenario.

Real-world Validation is done by **Empirical measurements**, they provide concrete evidence of how a system performs under real-world conditions, accounting for various factors like I/O operations, network latency, and concurrency issues.

One of the best tools for understanding the hardware you run is the Istopo program(graphical view) and Iscpu for text view. Istopo is bundled with the hwloc package that comes with nearly every MPI distribution. This command outputs a graphical view of the hardware on your system. Figure below shows the output for a Mac laptop in **graphical view**.



Text view

The information from the Iscpu command and the /proc/cpuinfo file helps to determine the number of processors, the processor model, the cache sizes, and the clock frequency for the system

Architecture: x86_64 32-bit, 64-bit CPU op-mode(s): Byte Order: Little Endian CPU(s): On-line CPU(s) list: 0-3 Thread(s) per core: Core(s) per socket: Socket(s): NUMA node(s): GenuineIntel Vendor ID: CPU family: 94 Model: Intel(R) Core(TM) i5-6500 CPU @ 3.20GHz Model name: Stepping: 871.241 CPU MHz: CPU max MHz: 3600.0000 800,0000 CPU min MHz: BogoMIPS: 6384.00 VT-x Virtualization: 32K L1d cache: 32K L1i cache: 256K L2 cache: 6144K L3 cache: NUMA node0 CPU(s): 0-3 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp Im constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid fault epb invpcid single pti ssbd ibrs ibpb stibp tpr shadow vnmi flexpriority ept vpid fsgsbase tsc adjust bmi1 hle avx2 smep bmi2 erms invocid rtm mpx rdseed adx smap clflushopt intel_pt xsaveopt xsavec xgetbv1 xsaves dtherm ida arat pln pts hwp hwp_notify hwp_act_window hwp_epp flush_l1d

Calculating theoretical maximum flops

Theoretical FLOPS=Number of Cores×Clock Speed×FLOPs per Cycle per Core

Where:


- **Number of Cores:** This represents the total number of processor cores in the computing system.
- Clock Speed: This indicates the clock speed of each core in the system, typically measured in Hertz (Hz) or Gigahertz (GHz). It represents the number of cycles the processor can execute per second.
- FLOPs per Cycle per Core: This signifies the number of floating-point operations a core can perform in a single clock cycle. Modern processors often perform multiple FLOPs per cycle due to features like SIMD (Single Instruction, Multiple Data) operations.

For example, let's consider a system with 4 cores, each operating at 3.0 GHz, and capable of executing 4 FLOPs per cycle per core (assuming SIMD operations are utilized):

Theoretical FLOPS=4 cores×3.0 GHz×4 FLOPs per cycle per Core

Theoretical FLOPS=48 GFLOPS

The memory hierarchy and theoretical memory bandwidth



We can calculate the theoretical memory bandwidth of the main memory using the memory chips specifications.

The general formula is B T = MTR \times Mc \times Tw \times Ns = Data Transfer Rate \times Memory Channels \times Bytes Per Access \times Sockets

Processors are installed in a socket on the motherboard. The motherboard is the main system board of the computer, and the socket is the location where the processor is inserted. Most motherboards are single-socket, where only one processor can be installed. Dual-socket motherboards are more common in high-performance computing systems. Two processors can be installed in a dual-socket motherboard, giving us more processing cores and more memory bandwidth.

Empirical measurement of bandwidth and flop

The empirical bandwidth is the measurement of the fastest rate that memory can be loaded from main memory into the processor. If a single byte of memory is requested, it takes 1 cycle to retrieve it from a CPU register. If it is not in the CPU register, it comes from the L1 cache. If it is not in the L1 cache, the L1 cache loads it from L2 and so on to main memory. If it goes all the way to main memory, for a single byte of memory, it can take around 400 clock cycles. This time required for the first byte of data from each level of memory is called the memory latency.

Two different methods are used for measuring the bandwidth: **the STREAM Benchmark** and the **roofline model** measured by the Empirical Roofline Toolkit.

Key Differences:

• Focus: STREAM primarily focuses on memory bandwidth, providing quantitative measurements. In contrast, the Roofline Model provides a graphical representation of

performance bottlenecks, considering both computational capabilities and memory bandwidth.

- Representation: STREAM results in a numerical measurement (memory bandwidth in bytes
 per second), while the Roofline Model is a graphical representation that helps visualize
 performance limitations.
- Insights: STREAM provides detailed insights into memory subsystem performance, whereas
 the Roofline Model offers a high-level overview of an application's performance efficiency
 concerning hardware constraints.

Calculating the machine balance between flops and bandwidth

The machine balance is the flops divided by the memory bandwidth.

We can calculate both a theoretical machine balance (MB $_{\text{T}}$) and an empirical machine balance (MB $_{\text{E}}$) like so:

 $MB_T = F_T / B_T$

 $MB_E = F_E / B_E$


Characterizing your application: Profiling

Now that you have some sense of what performance you can get with the hardware, you need to determine what are the performance characteristics of your application. Additionally, you should develop an understanding of how different subroutines and functions depend on each other.

Profiling tools:

Using call graphs for hot-spot and dependency analysis

In the context of parallel programming, call graphs are diagrams that represent the calling relationships between different functions or methods in a parallel program. They illustrate how functions or tasks invoke each other and provide a visual representation of the program's control flow. Analyzing call graphs in parallel programming can provide valuable insights into the program's structure, dependencies, and potential performance optimizations. By analyzing these call graphs, developers can identify hot-spots—functions or tasks that consume a significant amount of computational time. Optimizing these hot-spots is essential for improving overall parallel program performance.



Empirical measurement of processor clock frequency and energy consumption

Empirical Measurement of Processor Clock Frequency:

- 1. **Profiling Tools:** Profiling tools like Intel VTune Profiler or AMD CodeXL can provide insights into various performance metrics, including processor clock frequency. These tools often offer visualizations and detailed reports for better analysis.
- Benchmarking Suites: Benchmarking tools like SPEC CPU benchmarks or HPC Challenge benchmarks often include components that measure processor clock frequencies. Running these benchmarks can provide detailed information about the processor's performance characteristics.

2. Empirical Measurement of Energy Consumption:

- Power Measurement Tools: Use power measurement tools and hardware devices to measure the power consumption of your system. Power meters and sensors can be attached to the system to measure real-time power usage. Tools like Intel Power Gadget or Linux's powerstat can help measure power usage.
- Energy Profilers: Some profiling tools, like Intel VTune Profiler, also offer energy profiling capabilities. They can provide insights into energy consumption patterns at different parts of your code. These tools often correlate energy consumption with specific functions or code regions.

Tracking memory during run time

Tracking memory usage during runtime in parallel computing is crucial for optimizing performance, detecting memory leaks, and ensuring efficient memory management. Several techniques and tools can help you monitor memory usage in parallel applications. Here are some approaches to tracking memory during runtime in parallel computing environments:

Profiling Tools:

- Valgrind Massif: Valgrind is a powerful instrumentation framework. Massif, a Valgrind tool, can
 profile heap memory usage over time, showing memory consumption patterns. It's particularly
 useful for detecting memory leaks and understanding how memory usage evolves during
 program execution.
- 2. **Intel VTune Profiler:** VTune Profiler provides memory analysis capabilities, including memory usage tracking. It can analyze memory consumption at various levels, from individual functions to entire applications, in both serial and parallel contexts.
- 3. **OpenMP/MPI Memory Profilers:** Many parallel programming frameworks like OpenMP and MPI provide their memory profiling tools. For example, OpenMP has tools like Score-P, and MPI has memory profiling features integrated into MPI implementations.

Parallel algorithms and patterns

A parallel algorithm is a step-by-step computational procedure or set of rules designed to be executed on parallel computing architectures. These algorithms are specifically crafted to take advantage of parallel processing capabilities, where multiple processors or cores can work together to solve a problem.

Parallel patterns are like reusable blueprints that help programmers apply proven methods to solve specific types of problems efficiently. These patterns guide the decomposition of tasks and data, providing a framework for creating effective parallel algorithms.

Example: Parallel Algorithm for Finding the Maximum Element:

Suppose you have a large array of numbers, and you want to find the maximum element using a parallel algorithm based on the "Divide and Conquer" pattern. In this example, the "Divide and Conquer" pattern is applied to find the maximum element in an array. The array is divided into smaller subarrays, and the maximum values of these subarrays are found in parallel. Finally, the maximum among these partial maximums is selected as the maximum element of the entire array.

Algorithm analysis for parallel computing applications

The goal of algorithm analysis is to compare different algorithms that are used to solve the same problem. One of the more traditional ways to evaluate algorithms is by looking at their algorithmic complexity.

DEFINITION: Algorithmic complexity is a measure of the number of operations that it would take to complete an algorithm. Algorithmic complexity is a property of the algorithm and is a measure of the amount of work or operations in the procedure.

Complexity is usually expressed in asymptotic notation. Using asymptotic notation, you can analyze and compare algorithms efficiently and make informed decisions when choosing the most suitable algorithm for a particular problem, taking into account both time and space complexity

The three main types of asymptotic notation are:

1. Big O Notation (O-notation):

 Big O notation describes the upper bound or worst-case time complexity of an algorithm. It represents an approximation of how an algorithm's running time increases as the input size grows. It provides an upper limit on the number of basic operations an algorithm performs.

2. Theta Notation (Θ-notation):

Theta notation provides a tight bound, expressing both the upper and lower bounds
of an algorithm's time complexity. It characterizes the average-case behavior of an
algorithm.

3. Omega Notation (Ω -notation):

 Omega notation describes the lower bound or best-case time complexity of an algorithm. It provides a way to express how quickly the algorithm can solve a problem in the most favorable circumstances.

Performance models versus algorithmic complexity

Performance models are broader and more practical in nature. They encompass various aspects of system performance, including algorithmic efficiency, but also consider factors related to specific hardware, software, and real-world scenarios.

Algorithmic complexity, often expressed using asymptotic notations like Big O, Theta, and Omega, focuses on analyzing the efficiency of algorithms in terms of their time and space requirements as a function of the input size. It provides a theoretical framework for characterizing how an algorithm's performance scales as the input size grows towards infinity.

Example: finding the sum of all elements in an array.

Algorithmic Complexity (Big O Notation):

- **Time Complexity:** O(n) Linear time complexity, where n is the size of the input array. The algorithm processes each element once.
- **Space Complexity:** O(1) Constant space complexity, as it uses only a few variables regardless of the input size.

Performance Model Considerations:

- **Hardware Differences:** Different computers might execute the same algorithm at different speeds due to variations in processor capabilities.
- **Compiler Optimizations:** Compilers can optimize the code differently, affecting the execution time.
- **Parallelization:** Divide the array into chunks and calculate the partial sums concurrently using parallel processing techniques, especially for large arrays.
- **Memory Optimization:** For very large arrays, consider memory-efficient data structures or algorithms to reduce memory usage.

Parallel algorithms

Parallel algorithms are designed to efficiently solve computational problems by utilizing multiple processing units (such as CPU cores, GPUs, or distributed computing nodes) simultaneously. They are crucial in high-performance computing (HPC) and parallel processing environments where large datasets and complex computations need to be handled efficiently. Parallel algorithms aim to break down tasks into smaller subtasks that can be processed independently and concurrently, leading to significant speedup in overall computation time. Here are some common types of parallel algorithms:

- **Parallel Merge Sort:** Divide the sorting task into smaller parts, sort them independently, and then merge the sorted parts in parallel.
- **Parallel QuickSort:** A parallel version of the quicksort algorithm that partitions the data and sorts partitions concurrently.


Hash function

Hashing is a popular technique for quickly storing and retrieving data. Hashing is a technique or process of mapping keys, values into the hash table by using a hash function. It is done for faster access to elements. The efficiency of mapping depends on the efficiency of the hash function used.

Components of Hashing


- 1. **Hash Function:** The hash function itself is a crucial component. It takes an input and produces a fixed-size hash value. The hash function ensures that the same input always produces the same hash value and that even a small change in the input results in a significantly different hash value.
- 2. **Input Data:** This is the data that you want to hash. It can be any type of data, such as a file, a password, or a message.
- 3. **Hash Value:** Also known as the hash code or hash keys, it's the output of the hash function after processing the input data. The hash value is typically a index into hash table.
- 4. **Collision:** A collision occurs when two different inputs produce the same hash value.
- 5. **Bucket or Slot:** In the context of hash tables, a bucket or slot is a location where data is stored based on its hash value. Hash tables consist of an array of these buckets, and the hash value determines which bucket a particular piece of data will be stored in.
- 6. **Hash Table:** A hash table is a data structure that uses hashing to implement an associative array, a structure that can map input to values. It consists of an array of buckets where data is stored based on its hash value. Hash tables allow for efficient insertion, deletion, and lookup operations.
- 7. **Load Factor:** The load factor of a hash table is the ratio of the number of stored elements to the total number of buckets. A high load factor can lead to increased collisions and decreased performance, so hash tables are often resized and rehashed if the load factor exceeds a certain threshold.
- 8. **Sparsity:** The Sparsity of a hash table is the ratio of the number of empty buckets to the total number of buckets

9. **Collision Resolution:** Techniques used to handle collisions include chaining (where each bucket contains a linked list of items that hash to the same index) and open addressing (where the algorithm searches for the next open slot in the hash table).



Spatial Hashing

Spatial data is any type of data that directly or indirectly references a specific geographical area or location. Sometimes called geospatial data or geographic information, spatial data can also numerically represent a physical object in a geographic coordinate system. However, spatial data is much more than a spatial component of a map. Spatial Data can be stored in either vector format or raster format



Raster

Spatial hashing is a technique where the key is based on spatial information. Spatial Hashing is a technique used to locate objects in a 3D space. It involves dividing alarge space into smaller, grid-like cells, and assigning each object in the space to the cell that contains it.. The basic principle is to map objects onto a grid of buckets arranged in a regular pattern.

Spatial information can also be stored in Adaptive Mesh Refinement (AMR) format.AMR is a numerical simulation technique used in computational mathematics, fluid dynamics, and other fields to improve the efficiency and accuracy of simulations. AMR systems maintain multiple levels of grids. Each level represents a different resolution of the simulation domain. Finer grids cover smaller areas, providing high resolution, while coarser grids cover larger areas, offering lower resolution.

The same data of AMR can be even stored in perfect hashtable or compact hash table.

Perfect hashing is a technique used to eliminate collisions entirely in hash tables, ensuring that each key maps to a unique index without any conflicts. In traditional hash tables, collisions can occur when multiple keys hash to the same index, requiring additional data structures like linked lists or open addressing techniques to resolve these collisions. Perfect hashing, on the other hand, aims to design a hash function and data structure in such a way that collisions never occur.

Compact hashing is a technique used to design hash functions in a way that minimizes the memory required for hash tables. It focuses on creating hash functions that distribute keys uniformly across the

available slots in a hash table while keeping the table small in size. The objective is to use as few bits as possible per key, reducing the memory footprint of the hash table.




Figure Below shows the process of creating a compact hash.




Figure 5.12 This sequence from left to right shows the storing of spatial data in a perfect spatial hash, compressing it into a smaller hash and then, where there is a collision, looking for the next available empty slot to store it.

Because of the compression to a compact hash, two entries try to store their value in bucket 1. The second entry sees that there is already a value there, so it looks for the next open slot in a technique

called open addressing. In open addressing, we look for the next open slot in the hash table and store the value in that slot. There are other hashing methods than open addressing, but these often require the ability to allocate memory during an operation. Allocating memory is more difficult on the GPU, so we stick with open addressing where collisions are resolved by finding alternate storage locations within the already allocated hash table. In open addressing, there are a few choices that we can use as the trial for the next open slot. These are

Linear probing—Where the next entry is just the next bucket in sequence until an open bucket is found

Quadratic probing—Where the increment is squared so that the attempted buckets are +1, +4, +9, and so forth from the original location

Double hashing —Where a second hashing function is used to jump to a deterministic, but pseudorandom distance from the first trial location

On Spatial data we can perform, four spatial operations.

- Neighbor finding—Locating the one or two neighbors on each side of a cell
- Remapping—Mapping another AMR mesh onto a current AMR mesh
- Table lookup—Locating the intervals in the 2D table to perform the interpolation
- Sorting—A 1D or 2D sort of the cell data


These can be implemented either by perfect hashing or compact hashing.

Neighbor finding using a spatial perfect hash

The steps involved are

- Allocate a spatial hash the size of the finest level of the cell-based AMR mesh
- For each cell in the AMR mesh, write the cell number to the hash buckets underlying the cell
- Compute the index for a finer cell one cell outside the current cell on each side
- Read the value placed in the hash bucket at that location.

Example: Each cell writes its cell number to the hash buckets it covers. Right neighbor of cell 21 is at col 8, row 3. Look up in hash and it is cell 26.



Remapping—Mapping another AMR mesh onto a current AMR mesh (Perfect Hash)

Remapping from one mesh to another is a common operation in computational simulations, especially in fields like computational fluid dynamics (CFD) and finite element analysis (FEA). This process is used to transfer data (usually physical quantities like temperature, pressure, or velocity) from one mesh or grid to another. You have two grids or meshes: the source mesh (from which you want to remap data) and the target mesh (to which you want to map the data).

Table lookup(Perfect Hash)

To perform a table lookup in spatial hashing, you need to map the position of an object to a unique key (hash value), which determines the index of the bucket in the hash table where the object should be retrieved.

- Perform a lookup in the hash table at the calculated index to find the bucket corresponding to the object's spatial location.
- If chaining (linked lists in each bucket) is used for collision resolution, traverse the linked list in the selected bucket to find the object.
- If open addressing is used, probe the adjacent cells until the object is found or an empty cell is encountered.

Sorting mesh data using a spatial perfect hash

We can demonstrate the hash sort operation . The minimum difference between values is 2.0, so the bucket size of 2 guarantees that there are no collisions. The minimum value is 0, so the bucket location can be calculated with Bi = $Xi / \Delta min = Xi / 2.0$. We could store either the value or the index in the hash table. For example, 8, the first key, could be stored in bucket 4.




Figure 5.9 Sorting using a spatial perfect hash. This method stores the value in the hash with a bucket, but it could also store the index location of the value in the original array. Note that the bucket size of 2 with a range of 0 to 24 is indicated by the small numbers on the left of the hash table.


Prefix sum (scan) pattern and its importance in parallel computing

The prefix sum, also known as the scan operation, is a fundamental parallel pattern in computer science and parallel computing. Given an input array of elements, the prefix sum operation computes a new array where each element is the sum of all elements in the input array up to and including the corresponding element's position. There are two common types of prefix sum operations: exclusive and inclusive.

- Exclusive Prefix Sum: The result at each position does not include the element at that position.
 - Input: [a, b, c, d]
 - Output (Exclusive): [0, a, a+b, a+b+c]
- Inclusive Prefix Sum: The result at each position includes the element at that position.
 - Input: [a, b, c, d]
 - Output (Inclusive): [a, a+b, a+b+c, a+b+c+d]





Step-efficient parallel scan operation(Inclusive Prefix sum)




Work-efficient parallel scan operation(Exclusive Prefix sum)


The work-efficient parallel scan operation uses two sweeps through the arrays. The first sweep is called an upsweep, though it is more of a right sweep.






The second phase, known as the downsweep phase, is more of a left sweep. The output of upsweep is provided as input to downsweep. It starts by setting the last value to zero and then does another tree-based sweep to get the final result.





Parallel global sum

The "parallel global sum" refers to the problem of computing the sum of elements across multiple processors or nodes in a parallel or distributed computing environment.



Though the process is simple it has some problems like Changing the order of additions changes the answer in finite-precision arithmetic. This is problematic because a parallel calculation changes the order of the additions. The problem is due to finite-precision arithmetic not being associative. And the problem gets worse as the problem size gets larger because the addition of the last value becomes a smaller and smaller part of the overall sum. Eventually the addition of the last value might not change the sum at all. There is even a worse case for additions of finite precision values when adding two values that are almost identical, but of different signs. This subtraction of one value from another when these are nearly the same causes a catastrophic cancellation.

Catastrophic cancellation occurs when the operands are subject to rounding errors.

For example, if there are two measures

L1=253.5cm long and the otherL2 =252.5cm long

Approximations could come out to be

L1 = 254cm and

L2 = 252cmL1-L2 = 2cm

Actual difference is L1-L2 = 1 cm

There are several solutions for addressing the global sum . The list of possible techniques presented here includes

Long-double data type

- Pairwise summation
- Kahan summation
- Knuth summation—uses same method of pairwise
- Quad-precision summation

Long-double data type

The easiest solution is to use the long-double data type on a x86 architecture. On this architecture, a long-double is implemented as an 80-bit floating-point number in hardware giving an extra 16-bits of precision. Unfortunately, this is not a portable technique

Listing 5.16 Long-double data type sum on x86 architectures

```
GlobalSums/do ldsum.c
1 double do ldsum(double *var, long ncells)
2 {
                                                    var is an array of doubles,
3
     long double ldsum = 0.0;
                                                    while the accumulator is a
     for (long i = 0; i < ncells; i++) {
                                                    long double.
         ldsum += (long double)var[i];
6
     double dsum = ldsum;
                                                The return type of the function
8
     return (dsum);
                                                can also be long double and the
                                  Returns
9 }
                                               value of Idsum returned.
                                  a double
```

Pairwise summation

Pairwise summation, also known as pairwise addition, is a method used to sum a sequence of numbers in a way that reduces the effects of numerical errors, particularly in floating-point arithmetic. This technique is commonly employed in scientific computing and numerical analysis to improve the accuracy of summation operations.

How Pairwise Summation Works:

1. Pairing the Numbers:

• Given a sequence of numbers, they are paired up. If there are an odd number of elements, one number is left unpaired.

2. Pairwise Addition:

• Within each pair, the two numbers are added together to create intermediate sums.

3. Summing the Intermediate Sums:

• The intermediate sums obtained from pairwise addition are then summed together using the same pairwise summation method.

Kahan summation

Kahan summation, also known as compensated summation or Kahan summation algorithm, is a method used to reduce the numerical error that accumulates during the summation of a large number of floating-point values. This technique was introduced by William Kahan, a renowned computer scientist and mathematician, and it aims to improve the accuracy of summation operations, especially in cases where a vast number of values need to be added together.

How Kahan Summation Works:

In standard floating-point summation, when adding a small number to a large number, the small number can be "lost" in the least significant bits of the large number, leading to a loss of precision. Kahan summation addresses this issue by using a compensation term to keep track of the lost precision.

1. Initialization:

• Initialize the sum and the compensation term to zero.

2. Iterative Addition:

- For each number to be added:
 - Add the number to the current sum.
 - Calculate the difference between the updated sum and the original sum (this
 difference is the lost precision).
 - Add this difference to the compensation term.

3. Final Result:

• The final result is the sum adjusted by the compensation term.

Quad-precision summation

Quad-precision summation refers to performing arithmetic operations with numbers represented in quadruple-precision floating-point format. In the IEEE 754 floating-point standard, quadruple-precision is a 128-bit data type, providing higher precision compared to single-precision (32-bit) and double-precision (64-bit) floating-point number.

Listing 5.20 Quad precision global sum

```
GlobalSums/do qdsum.c
1 double do_qdsum(double *var, long ncells)
                                                  Quad precision
2 {
                                                  data type
3
     __float128 qdsum = 0.0;
     for (long i = 0; i < ncells; i++) {
4
        qdsum += (__float128)var[i];
5
                                                 Casts the input
6
                                                 value from array
7
     double dsum =qdsum;
                                                 to quad precision
     return (dsum);
8
```