


## Binary Cell



⇒ Binary Cell is a basic bistable element used in latches and flipflops

⇒ Flip flops are basic building blocks of sequential CKTs.

→ A flip-flop is known as bistable multivibrator has two stable states.

→ It may remain in either of the state i.e ON state or OFF state. Two possible states — logic 0 — OFF  
logic 1 — ON


→ Flipflop is also called as binary or one-bit memory.

⇒ when  $A = 0 \Rightarrow Q = \bar{A} = 1 \Rightarrow B = \bar{A} = 1$   
 $\bar{Q} = \bar{B} = \bar{1} = 0$

when  $A = 1 \Rightarrow Q = \bar{A} = 0 \Rightarrow B = \bar{A} = 0$   
 $\bar{Q} = \bar{B} = \bar{0} = 1$

⇒ Here the state flip flop always refers to the state of normal output  $Q$  and the inverted output  $\bar{Q}$  is the opposite state.

⇒  $\therefore Q$  and  $\bar{Q}$  are two complementary outputs.



## LATCHES

→ A latch is a sequential device that checks all its inputs continuously and changes its outputs accordingly at any time independent of a clock signal.


→ latch is a non-clocked flipflop, upon 'latch on' to a 1 or 0 immediately upon receiving the input signal called SET (or) RESET.

→ A latch can be an active-HIGH input latch or an active-LOW input latch.

→ Active High → SET and RESET = LOW state

Active Low → SET and RESET = HIGH state.

## Difference between Latch and FlipFlop

Latch	FlipFlop
<p>Latch is level sensitive</p> <p>positive level      negative level.</p> <p>→ It is independent of clock signal</p> 	<p>Flip flop is Edge triggered</p> <p>+ve edge      -ve edge</p> <p>→ It is dependent on clock signal.</p> <p><u>Applications</u></p> <ul style="list-style-type: none"><li>→ Data storage</li><li>→ transferring of data</li><li>→ Counting</li><li>→ Frequency division</li><li>→ Parallel to serial &amp; serial to parallel data conversions.</li></ul>



Case 2:  $S=1$  &  $R=0$

In this case  $\bar{S}=0$ ,  $\bar{R}=1$

→ For NAND1 → O/Ps  $\bar{S}=0$  from NAND logic if any O/P is 0, O/P = 1

So  $Q=1$

For NAND2 → O/Ps are  $R=1$  &  $Q=1$  so O/P  $\bar{Q}=0$

For inputs  $S=1$  &  $R=0$ ,  $Q=1$  i.e. set state.

Case 3  $S=0$  &  $R=1$

In this case  $\bar{S}=1$ ,  $\bar{R}=0$

For NAND2 → O/Ps are  $\bar{R}=0 \Rightarrow$  O/P  $\bar{Q}=1$

For NAND1 → O/Ps are  $\bar{S}=1$   $\bar{Q}=1 \Rightarrow$  O/P  $Q=0$

For inputs  $S=0$ ,  $R=1$  makes  $Q=0 \Rightarrow$  Reset state

Case 4  $S=1$  &  $R=1$



When  $S=R=1$ , both the O/Ps  $Q$  &  $\bar{Q}$  try to become 1 which is not allowed, therefore  $S=R=1$  condition is prohibited

⇒ The S-R latch is also called R-S latch or S-C (Set-clear) latch.

⇒ If Enable O/P is considered, it is called Gated S-R latch instead of enable, a clock input is considered.

$K_n$	S	R	$Q_n$	$Q_{n+1}$ (next state)	
1	0	0	0	0	} No change
1	0	0	1	1	
1	0	1	0	0	} Reset state
1	0	1	1	0	
1	1	0	0	1	} Set state
1	1	0	1	1	
1	1	1	0	x	} unused state
1	1	1	1	x	
0	x	x	0	0	} Undetermined state
0	x	x	1	1	


### S-R Flip Flop




- S and R inputs ~~will~~ control the state of the flipflop only when the ~~clock~~ <sup>enable</sup> is high or.
- These types of flipflops are called level triggered flipflops, when the clock is high - edge triggered.
- The sequential cts controlled by clock are called Synchronous sequential circuits

CP	S	R	$Q_n$	$Q_{n+1}$	State
↑	0	0	0	0	} Nochange
↑	0	0	1	1	
↑	0	1	0	0	} Reset state
↑	0	1	1	0	
↑	1	0	0	1	} Set state
↑	1	0	1	1	
↑	1	1	0	x	} Indetermined
↑	1	1	1	x	

### D-FlipFlop



fig(a): Logic Diagram



fig(b): Logic Symbol


CLK	D	$Q_{n+1}$
↑	0	0
↑	1	1
0	x	$Q_n$

fig(c): Truth Table

→ The output  $Q_{n+1}$  is delayed by one clk period, thus D-FF is called Delay flip Flop.



## JK FlipFlop



→ Here O/P is not available instantly because of 2 level NAND gates propagation delay

→ For single NAND gate propagation delay = 10ns

\* Propagation delay is always calculated in terms of levels but not no of gates involved in the circuit.

→ Here 2 levels of NAND gate so,

$$\text{propagation delay} = 2 \times 10 = 20 \text{ nsec.}$$


\* In JK flipflop, when  $J=1$ ,  $K=1 \rightarrow$  O/P oscillates between 0 & 1, at the end of the clock pulse we don't know the O/P. This condition is called Race Around condition.

→ The problem in Race around is the O/P is changing many times during clock pulse

→ If we make the change const only one value, we can avoid this race around condition

→ To avoid this we need clock pulse (or) pulse width  $t_p \rightarrow$  pulse width is required.

$$t_p < \Delta t \text{ To avoid race around cond}$$



$\Delta t \rightarrow$  propagation Delay

J	K	$Q_n$	S	R	$Q_{n+1}$
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	0	0
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0	1	0	1
1	1	1	0	1	0

Fig(c): Truth table

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

\* Here the flipflop are edge triggered, so there are positive edge triggering & Negative edge triggering.

→ A negative edge triggered flipflop & positive (J-K) FF operates in same way except that the change of state takes place only at the ~~clock~~ edge of the clock pulse.


In J-K flipflop, the excitations  $J=K=1$ . If the width of the clock pulse  $t_p$  is too long, the state of the flipflop will keep on changing from 0 to 1, 1 to 0, 0 to 1 and so on and at the end of clock pulse, its state will be uncertain. This phenomenon is called Race around condition.



$t_p < \Delta t < T \rightarrow$  To avoid race around condition

$\rightarrow$  It is only a theoretical approach but in practical not possible ( $\because \Delta t$  is small (ns), we can't put  $t_p$  very small (ps) in practical).

### Master Slave J-K Flip Flop



fig(a): Logic diagram of master slave J-K flip/flop.

$\rightarrow$  when clock = positive edge = Master - enable  
Slave - disable

when  $J=K=1$ , Assume  $Q_s$  (present state) = 0,  $\bar{Q}_s = 1$

Master works when  $clk = \uparrow$

(i) for NAND  $m_3 \Rightarrow$  OIP's are  $\Rightarrow J=1$   
 $\bar{Q}_s = 1$

OIP is  $Q = 0$

for NAND  $m_1 \Rightarrow$  OIP is zero  $OIP = 1$

so,  $Q_m = 1$



∴ for NAND<sub>4</sub> as  $Q_S = 0 \Rightarrow \text{OIP} = 1$

for NAND<sub>m2</sub>  $\Rightarrow$  OIP's  $Q_m = 1 \Rightarrow \bar{Q}_m = 0$

Slave works when  $\text{clk} = \downarrow$   $\text{clk} = 0$

$Q_m = S = 1$   
 $\bar{Q}_m = R = 0 \Rightarrow$  we know for SR flipflop when  $S=1 \Rightarrow Q_S = 0$   
 $t=0 \quad \bar{Q}_S = 1$

Slave simply Transfers (obeys) the master OIPs so called as master slave flipflop (Slave is followed by master)

→ So Race around condition is removed, because it is not oscillating.

## COUNTERS

→ A counter is a register which counts the number of clock pulses arriving at clock input.

→ The counter is incremented by one with arrival of each clock pulse

→ The  $n$ -bit binary counter has  $n$ -flip-flops and it has  $2^n$  distinct states of output.




→ For example: 2 bit binary counter

→ no of flip-flops = 2

No. of states =  $2^n = 4$  distinct state

i.e 00, 01, 10, 11

→



The binary counter can count upto a maximum of  $2^n - 1$



## Characteristics of Counter.

### ① Single or multi-mode operation

→ A counter is said to be single mode if ~~the~~ only external inputs are clock and clear and the outputs are the states of flip flop outputs.

ex: Binary up counter and Binary down counter.

Multi mode: A single-mode counter with some external input control added to it is multimode counter.

ex: Updown Counter —

### ② Number of Output bits

### ③ modulus of Counter.

## Differences between Synchronous and Asynchronous Sequential ckt.

Synchronous Sequential ckt	Asynchronous Sequential ckt
<ul style="list-style-type: none"><li>→ memory elements are clocked flipflops</li><li>→ The change in input signals can affect memory elements upon activation of clock signal</li><li>→ The maximum operating speed of the clock depends on time delay</li><li>→ Easier to design</li></ul>	<ul style="list-style-type: none"><li>→ memory elements are either unclocked latches or time delay elements</li><li>→ change in input signal can affect memory elements at any instant of time.</li><li>→ Operates faster than synchronous circuits because due to absence of clock.</li><li>→ More difficult to design.</li></ul>



# Shift Registers


Register:- A group of flip-flops can be used to store a word, which is called register.

Need for Register:-


- (i) Registers are used to store the binary information temporarily in digital system.
- (ii) They help in understanding the operation of digital computers and microprocessors.
- (iii) They build an important link between main digital systems and inputs, output channels and microprocessors.

Shift Registers:-


- The binary information (data) in a register can be moved from stage to stage within the register or into or out of the register upon application of clock pulses. This type of bit movement or shifting is essential for certain arithmetic and logic operations used in microprocessors. This gives rise to group of registers called "shift register".
- They are very important in applications involving the storage and transfer of data in a digital system.
- Symbolic Representation of <sup>data movement in</sup> shift register operations:-



(a) Serial shift right, then out



(b) Serial shift left, then out




### Types of Shift Registers:-

Shift Registers are of four types. They are:

1. Serial-in Serial-out shift register
2. Serial-in parallel-out shift register
3. Parallel-in Serial-out shift register
4. Parallel-in parallel-out shift register

### Serial-In Serial-Out Shift Register (SISO):-


The following figure shows the construction of Serial-in Serial-out shift register with four D-flipflops.






In the above figure four D-type flipflops namely D-FF1, D-FF2, D-FF3 and D-FF4 are used form a 4-bit Serial-in-serial-out Shift register. Initially, all flipflops are cleared and data is entered serially bit by bit from left most flipflop i.e., from D-FF4. When the clock pulse is applied, the content of the register is shifted by one position to the right. In the same way for each clock pulse data moves to the next flipflop by one position and serial output is obtained at the right most flipflop i.e., D-FF after four clock pulses.

The serial-in-serial-out operations for data input "1001" is illustrated in the below figure.




## Serial-in-Parallel-out (SIPO) Shift Register:

The circuit diagram of a 4-bit serial-in-parallel-out shift register is shown below.




In the above figure, 4-D flipflops namely D-FF<sub>1</sub>, D-FF<sub>2</sub>, D-FF<sub>3</sub> and D-FF<sub>4</sub> are used to form a 4-bit Serial-in, parallel-out register. Initially, all the flipflops are cleared by applying active low signal on clear. Once, the flip-flops are cleared, clock signal is applied and the data is entered serially from left most D-flipflop (i.e., from D-FF<sub>1</sub>). After each clock pulse, one data bit is obtained at each output of the flipflop. Thus, the complete serial input is obtained parallelly at each stage of output after four clock pulses. The Serial-in-Parallel-out shift register operation of "1010" serial-input is illustrated below.





### Parallel in Series out (PISO) Register:




In this type, the bits are entered in parallel i.e. simultaneously into their respective stages on parallel lines. The above figure illustrates a four-bit parallel in serial out register. There are four input lines  $A_3, A_2, A_1, A_0$  for entering data in parallel into the register.  $\overline{\text{SHIFT/LOAD}}$  is the control input which allows shift or loading data operation of the register. When  $\overline{\text{SHIFT/LOAD}}$  is low, gates  $G_1, G_2, G_3$  are enabled, allowing each input data bit to be applied to D input of its respective flip flop. When a clock pulse is applied, the flip-flops with  $D=1$  will SET and those with  $D=0$  will RESET. All four bits are stored simultaneously. When  $\overline{\text{SHIFT/LOAD}}$  is high, gates  $G_4, G_5, G_6$  are enabled. This allows the data bits to shift right from one stage to the next. The OR gates at the D-inputs of the flip-flops allow either the parallel data entry operation or

Shift operation, depending on which AND gates are enabled by the level on the SHIFT/LOAD input.

### Parallel In Parallel Out (PIPO) Shift Register


- In parallel in parallel out register, there is simultaneous entry of data bits and the bits appear on parallel output simultaneously.
- The below figure shows this type of register.



### Bi-directional Shift Register:-

- This type of shift register allows shifting of data either to the left or to the right side. It can be implemented by using logic gate circuitry that enables the transfer of data from one stage to the next stage to the right or to the left, depending on the level of a control line.






- The RIGHT/LEFT is the control input signal which allows data shifting either towards right or towards left.
- A high on this line enables the shifting of data towards right and a low enables it towards left
- When RIGHT/LEFT signal is high, gates  $G_1, G_2, G_3, G_4$  are enabled.
- The state of the Q output of each flip-flop is passed through the D input of the following flip-flop.
- When a clock pulse arrives, the data are shifted one place to the right.
- When the RIGHT/LEFT signal is low, gates  $G_5, G_6, G_7, G_8$  are enabled.
- The Q output of each flip-flop is passed through the D input of the preceding flip-flop.
- When clock pulse arrives, the data are shifted one place to the left.



## Bidirectional Shift Register with Parallel load:-



- When parallel load capability is added to the shift register, the data entered in parallel can be taken out in serial fashion by shifting the data stored in the register. Such a register is called bidirectional shift register with parallel load.
- As shown in the figure, the D input of each flip-flop has three sources: Output of left adjacent flip-flop, output of right adjacent flip-flop, and parallel input. Out of these three sources one source is selected at a time and it is done with the help of decoder. The decoder select lines ( $S_L$  and  $S_O$ ) select the one source out of three as shown in Table.


- When select lines are 00 (i.e.,  $SL_1 = 0$  and  $SL_0 = 0$ ) data from the parallel inputs is loaded into 4-bit register.
- When select lines are 01 (i.e.,  $SL_1 = 0$  and  $SL_0 = 1$ ) data within the register is shifted 1-bit left.
- When select lines are 10 (i.e.,  $SL_1 = 1$  and  $SL_0 = 0$ ) data within the register is shifted 1-bit right.

$SL_1$	$SL_0$	Selected Source
0	0	Parallel input
0	1	Output of right adjacent FF
1	0	Output of left adjacent FF
1	1	—

### Universal Shift Register:-

- If the register has both shifts (right shift and left shift) and parallel load capabilities, it is referred as Universal Shift register.
- It consists of four flip-flops and four multiplexers.
- The four multiplexers have two common selection inputs  $S_1$  and  $S_0$  and they select appropriate input for D flip-flop.





- The table shows the register operation depending on the selection inputs of multiplexers.

Mode control		Register Operation
$S_1$	$S_0$	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load



- When  $S_1 S_0 = 00$ , input 0 is selected and the present value of the register is applied to the D inputs of the flip-flops. This results no change in the register value.
- When  $S_1 S_0 = 01$ , input 1 is selected and circuit connections are such that it operates as a right shift register.
- When  $S_1 S_0 = 10$ , input 2 is selected and circuit connections are such that it operates as a left shift register.
- Finally, when  $S_1 S_0 = 11$ , the binary information on the parallel input lines is transferred into the register simultaneously and it is parallel load operation.

## Introduction :-

A counter is a sequential machine that produces a specified count sequence. The count changes whenever the input clock is asserted.

## Design of Counters :-


A sequential circuit that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses, called count pulses, may be clock pulses. Counters are found in almost all equipment containing digital logic.

\* They are used for counting the number of occurrences of an even and are useful for generating timing sequences to control operations in a digital system.

\* A counter that follows the binary sequence is called a binary counter. An  $n$ -bit binary counter contains  $n$ -flip-flops and can count in binary form from 0 to  $2^n - 1$ .

Ex :-

\* A counter is first described by a state diagram, which is shown for the sequence of states through which the counter advances when it is clocked. The above diagram shows the 3-bit binary counter.



State diagram of a 3-bit binary counter.

The circuit has no inputs other than the clock pulse and no outputs other than its internal state (Outputs are taken off each flip-flop in the counter).

The next state of the counter depends entirely on its present state, and the state transition occurs every time the clock pulse occurs.

Present state			Next state		
$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0



Since there are eight states, the number of flip-flops required would be three. Now we want to implement the counter diagram using JK flip-flops. Next step is to develop an excitation table from the stable table.

Output State Transitions						Flip-flop inputs		
Present state			Next state			$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$			
0	0	0	0	0	1	0x	0x	1x
0	0	1	0	1	0	0x	1x	x1
0	1	0	0	1	1	0x	x0	1x
0	1	1	1	0	0	1x	x1	x1
1	0	0	1	0	1	x0	0x	1x
1	0	1	1	1	0	x0	1x	x1
1	1	0	1	1	1	x0	x0	1x
1	1	1	0	0	0	x1	x1	x1

Now transfer the JK states of the flip-flop inputs from the excitation table to Karnaugh maps to derive a simplified boolean expression for each flip-flop input. This is shown below.

$Q_2, Q_1 \backslash Q_0$	0	1
00	0	0
01	0	1
11	x	x
10	x	x

$J_2$  Map

$Q_2, Q_1 \backslash Q_0$	0	1
00	0	1
01	x	x
11	x	x
10	0	1

$J_1$  Map

$Q_2, Q_1 \backslash Q_0$	0	1
00	1	x
01	1	x
11	1	x
10	1	x

$J_0$  Map

$Q_2, Q_1 \backslash Q_0$	0	1
00	x	x
01	x	x
11	0	1
10	0	0

$K_2$  map

$Q_2, Q_1 \backslash Q_0$	0	1
00	x	x
01	0	1
11	0	1
10	x	x

$K_1$  map

$Q_2, Q_1 \backslash Q_0$	0	1
00	x	1
01	x	1
11	x	1
10	x	1

$K_0$  map

The 1s in the karnaugh maps are grouped with "don't cares" and the following expressions for the J and K inputs of each flip-flop are obtained.

$$J_0 = K_0 = 1$$


$$J_1 = K_1 = Q_0$$

$$J_2 = K_2 = Q_1 \oplus Q_0$$


The final step is to implement the combinational logic from the equations and connect the flip-flops to form the sequential circuit.

The complete logic of a 3-bit binary counter is shown below.





## Bidirectional Counters (or) Up Down Counters




→ As well as counting "up" from zero and increasing or incrementing to some preset value, it is sometimes necessary to count "down" from a predetermined value to zero allowing us to produce an output that activates when the zero count or some other pre-set value is reached.

→ This type of counter is normally referred to as a Down Counter. In a binary or BCD down counter, the count decreases by one for each external clock pulse from preset value.


→ 4-bit binary up or down counters which have an additional input pin to select either the up or down count mode.

4-Bit Count Down Counter :-





→ In the 4-bit counter above the output of each flip-flop changes state on the falling edge of the CLK input which is triggered by the  $\bar{Q}$  output of the previous flip-flop, rather than by the  $Q$  output as in the up counter configuration.




→ The circuit above is of a simple 3-bit up/down synchronous counter using JK flip-flops configured to operate as toggle or T-type flip-flop, giving a maximum count of zero (000) to seven (111) and back to zero again.

→ Then 3-bit counter advances upward in sequence (0, 1, 2, 3, 4, 5, 6, 7) or downwards in reverse sequence (7, 6, 5, 4, 3, 2, 1, 0).




## Ripple Counter

→ A good first thought for making counters that can count higher is to chain divide-by-2 counters. We can feed the  $Q$  out of one flop into the clk of the next stage. The result looks like the below.



→ The ripple counter is easy to understand. Each stage acts as a divide-by-2 counter on the previous stage's signal. The  $Q$  out of each stage acts as both an output bit, and as the clock signal for the next stage.



→ We can chain as many ripple counters together as we like. A three bit-ripple counter will count  $2^3 = 8$  numbers, and an  $n$ -bit ripple counter will count  $2^n$  numbers.

→ The propagation delay does not only slow down the counter, but it actually introduces errors into the system. These errors increase as we add additional stages to the ripple counter.



## The 555 Timer Introduction:-

Signetic Corporation introduced the device SE/N E 555 IC in early 1970s

Applications of 555 Timers:- It can be used as

1. Monostable & Astable multivibrators
2. DC-DC Converters
3. Digital logic probes
4. Waveform generators
5. Analog frequency meters
6. Tacho meters
7. Temperature measurement and control
8. Infra red transmitter
9. Burglar
10. Toxic gas alarm
11. Voltage Regulators
12. Electronic Eye
13. In many high stable time delay oscillators.


## Features of Timers:-

1. The 555 is a monolithic timer which can be used to produce accurate and highly stable time delays or oscillations.
2. It can be used to produce time delay of few microseconds to several hours.
3. It has two basic operating modes: Monostable & Astable
4. It is available in three packages: 8-pin metal can, 8-pin DIP and 14-pin DIP. Where IC 556 contains two 555 timers.

4. It can operate with supply voltage 4.5V to 18V.
5. Sourcing and Sinking out put currents 200mA
6. CMOS IC's can operate with 2V to 18V and current sinking and sourcing capabilities 100mA and 10mA
7. It has very high temperature stability, designed to operate in the temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
8. Its output is compatible with TTL, CMOS and Op-Amp circuits.

Functional Diagram:—

This device is available with 8-pin DIP. Control voltage (5)




#### Pin 1:— Ground

All voltages are measured with respect to the terminal.

#### Pin 2:— Trigger

Output of timer depends on the amplitude of the external trigger pulse applied to this pin.

Output is low if the voltage at this pin is greater than  $\frac{2}{3}V_{CC}$ , when a negative going pulse of amplitude larger than  $\frac{1}{3}V_{CC}$ , the comparator 2 output goes to low, which in turn switches the O/P of the timer High. Output remains high as long as the trigger terminal is held at a low voltage.





### Pin 3: Output terminal:-

Output of the timer available at this pin.

There are two ways to connect the load.

1. Either between pin 3 and ground pin (1)  $\rightarrow$  Off load <sup>Nomally</sup>
2. Either between pin 3 and Supply pin (8)  $\rightarrow$  On load <sup>Nomally</sup>

### Pin 4: Reset terminal:-

To disable the timer a negative pulse is applied to this pin due to which it is referred to as reset terminal.

If this pin is not used for reset purpose, it should be connected to  $+V_{CC}$  to avoid any possibility of false triggering.

### Pin 5: Control Voltage Terminal:-

It is used to control the threshold and trigger levels. An external voltage or a pot connected to this pin determines the pulse width of the output waveform.

The external voltage applied to this pin can also be used to modulate the output waveform.

If this pin is not used, it should be connected to ground through a  $0.01 \mu F$  to avoid any noise problem.

### Pin 6: Threshold Terminal:-

This is the non-inverting input terminal of comparator 1, which compares the voltage applied to this terminal with a reference voltage of  $+\frac{2}{3} V_{CC}$ .

Amplitude of voltage applied to this terminal is responsible for the set of flip-flop.

### Pin 7 : Discharge terminal :-

This pin is connected internally to the collector of transistor and a capacitor is connected between this terminal and ground ~~transistor~~ as

If the transistor saturates, the capacitor discharges through the transistor.

When the transistor is cut off, the capacitor charges at a rate determined by external resistor and capacitor.

### Pin 8 : Supply Terminal :-

A supply voltage of +5V to +18V is applied to this terminal with respect to ground.

### Basics of 555 Timer :-

It consists of a relaxation oscillator, two comparators, an RS-Flip-Flop and a discharge capacitor.

### RS-Flip Flop :-

A pair of cross-coupled transistors, each collector drives the opposite base through resistance  $R_B$ .

One transistor is saturated while the other is cut off.

Saturated transistor collector voltage is zero.

Cut off transistor collector voltage is  $+V_{CC}$ .



This high voltage produces enough base current to keep transistor  $Q_1$  in saturation.

There is no base drive for transistor  $Q_2$  and it goes in to cut off.

Depending on which transistor is saturated, the Q output is either low or high.


By adding more components to the circuit an R-S flip-flop is obtained.

R-S flip-flop is a circuit that can set the output to high or reset it Low.  
 A Complementary output is available from the collector of the other transistor



circuit Diagram

Basic Timers Circuit :-





Assume output of flip-flop Q is high, the transistor saturated and the capacitor voltage clamped to zero on ground since the capacitor C is shorted and cannot charge.

→ Non Inverting input voltage of the comparator is referred to as threshold voltage.

→ While the inverting input voltage is referred as Control voltage.

→ If the RS flip flop set, the saturated transistor holds the threshold voltage at zero. Thus Control voltage is fixed at  $\frac{2}{3} V_{CC}$  [5k & 10k]  $\frac{10^2}{15} \times V_{CC} = \frac{2}{3} V_{CC}$

→ If a high voltage applied to the R input, that resets the flip-flop, Output Q goes low and the transistor is driven into Cut-off.

→ Now Capacitor starts to charge to threshold voltage swses.


→ Hence, the O/P of the comparator then goes high, forces the R-S flip-flop to set.

The high output saturates the transistor and quickly discharges the capacitor.

Block diagram of 555 Timer:

It consists of two comparators, An R-S flip-flop two transistors.

Resistive network consists of three equal resistors and act as a voltage divider.



Resistive network consists of three equal resistors and acts as voltage divider.

Comparator 1 Compares threshold voltage with a reference voltage of  $+\frac{2}{3}V_{CC}$ .

Comparator 2 Compares the trigger voltage with a reference voltage of  $+\frac{1}{3}V_{CC}$  volts.

Output of both the comparators is supplied to the flip-flop.

Flip-flop state is decided based on the output of the two comparators.

One of the two transistors is a discharge transistor of which collector is connected to the pin 7.

The transistor saturation and cutoff is decided by the output state of the flip-flop.

Saturated transistor provides a discharge path to a capacitor connected externally.

A pulse is applied to another Base of transistor resets the whole times irrespective of any input.

Working Of the 555-timer:-

Comparator 1 has a threshold input and a control input.

In most of the applications, the control input is not used as that the control voltage equal to  $+\frac{2}{3}V_{CC}$ .

Output of this Comparator is applied to Set input. Whenever the threshold voltage greater than control voltage, Comparator will set the flip-flop, saturates the transistor which discharge the capacitor.

To change the output of flip-flop to low, the voltage at the trigger input must fall below  $\frac{1}{3}V_{CC}$  then Comparator 2 triggers the flip-flop turn off the discharge transistor and <sup>charges the capacitor.</sup> forces the power amplifier to high. It can only cause the flip-flop to output low.


555 Timer As An Astable multivibrator:-

An Astable multi is a free running multivibrator. is a rectangular wave generator.


It does not require any external trigger signal. to change the state of output. hence the name free-running.



## 555 Timer As a Monostable Multivibrator



Circuitry of the Timer 555 as a Monostable Multivibrator



Internal Circuitry With External Connections.

- Pin 1 is grounded.
- Trigger input is applied to pin 2
- The output of this ~~pin~~ kept in quiescent condition of output this input is kept at +VCC
- To obtain a transition from stable output state to Quasistable state, a negative going pulse of narrow width and a amplitude of greater than  $\frac{2}{3} V_{CC}$  is applied to pin 2.
- Output is collected from pin 3
- Pin 4 is connected to +VCC to avoid accidental reset

Pin 5 is grounded through a  $0.01 \mu F$  to pin 7.

A resistor  $R_A$  is connected between pin 6 is shorted to pin 7.

A resistor  $R_A$  is connected between pin 6 and 8.

Pin 7 is connected with discharge capacitor

pin 8 is connected to supply  $V_{CC}$ .

Mono Stable Operation:-


Initially, the output at pin 3 is low, the circuit in a stable state, the transistor is on and the capacitor  $C$  is shorted to ground.

When a negative pulse is applied to pin 2, the trigger input falls below  $+\frac{1}{3} V_{CC}$ , the output of Comparator goes high which resets the flip-flop and consequently the transistor turns off and the output at pin 3 goes high - this is the transition of the output from stable to quasi stable state.

→ As the discharge transistor is cutoff, the capacitor begins to charge towards  $+V_{CC}$  through a resistance  $R_A$  with a time constant  $R_A C$ .

→ If the increasing capacitor voltage greater than  $\frac{2}{3} V_{CC}$ , the O/p of Comparator 1 goes high, which sets the flip-flop. The transistor goes to saturation thereby discharging the capacitor and the timer O/p goes low. Thus the output returns back to stable state from Quasi state.

Output of MMV remains low until a trigger pulse is applied. Then the cycle repeats.



The time during which the timer output remains high

$$t_p = 1.0986 R A C$$

Voltage across the capacitor at any instant during charging period

$$V_c = V_{cc} (1 - e^{-t/RA C})$$

$V_c = \frac{2}{3} V_{cc}$  in the above equation we get the time taken by the capacitor to charge from 0 to  $+\frac{2}{3} V_{cc}$

$$\frac{2}{3} V_{cc} = V_{cc} (1 - e^{-t/RA C})$$

$$e^{-t/RA C} = 1 - \frac{2}{3} = \frac{1}{3}$$

~~to~~

$$e^{t/RA C} = \frac{3}{1} = 3$$

$$\ln e^{t/RA C} = \ln 3$$


$$\frac{t}{RA C} \ln e = \ln 3 \Rightarrow \frac{t}{RA C} = 1.0986$$



$$t_p = R_A C \cdot \log_e 3.$$
$$= R_A C \cdot 1.0986.$$

$$\boxed{t_p = 1.1 R_A C}$$

## Schmitt Trigger Design Using 555 Timer:-



- Schmitt Trigger is a waveshaping circuit that converts any kind of periodically changing AC signal waveforms to a square wave signal or pulse wave signal.
- It is also known as Squaring circuit. Since its output is always a square wave signal.
- It is a fast operating voltage level detector. When i/p voltage rises above or falls below the upper threshold voltage or lower threshold voltage respectively, the output signal rapidly changes from High to Low and vice versa.
- The input signal is applied to pin no. 2 and pin no. 6 through a coupling capacitor and o/p is taken from pin no. 3.

Pin 4 & pin 8 are shorted and connected to  $+V_{CC}$ .

Here the two internal comparator inputs like non-inverting of comparator 1 i.e., threshold input and inverting input of comparator 2 i.e., trigger input are tied together and externally biased at  $\frac{V_{CC}}{2}$ .

Using the external resistors  $R_A$  &  $R_B$

$R_A$  is connected between pin 6 and  $+V_{CC}$ ,  $R_B$  is connected between pin 2 & ground.

Pin 5 is grounded through 0.01  $\mu F$  capacitor to avoid noise problems.

### Working :-

The input sinusoidal voltage  $S_i$  is applied commonly to pin 6 & 2 through a capacitor.

The capacitor  $C$  is used for isolation of input AC signal & DC signal in the circuit.

The internal comparator 1 changes its output at  $\frac{2}{3}V_{CC}$  and comparator 2 changes its output at  $\frac{1}{3}V_{CC}$ .

The bias provided by  $R_A$  &  $R_B$  which is  $\frac{1}{2}V_{CC}$  lies between these two threshold voltage levels.

Therefore the input sinusoidal wave signal of sufficient amplitude i.e., magnitude must be larger than  $(\frac{2}{3}V_{CC} - \frac{1}{3}V_{CC})$  i.e.,  $\frac{1}{3}V_{CC}$ , exceeding the threshold levels, makes the internal flip-flop to alternately set & reset.



The final output of IC 555 timer alternately switches<sup>7</sup> between high state & Low state.

Thus the Square wave signal is produced at the output of timer.

The frequency of output square wave signal will be as same the input sine wave signal.


→ As the i/p signal crosses  $\frac{2}{3}V_{CC}$  voltage, the output switches from high to low level. When i/p sine wave signal falls below the  $\frac{1}{3}V_{CC}$  voltage level, the o/p switches from low to high.

→ So At  $\frac{2}{3}V_{CC}$  the o/p switches from high to low state and at  $\frac{1}{3}V_{CC}$  the o/p switches from low to high state.

This is periodically repeated so the i/p sine wave signal is converted into square wave signal at o/p of Schmitt Trigger.

→ It is a graph of o/p voltage versus i/p voltage  $V_{in}$ .

→ Hysteresis is caused due to two threshold voltage levels.



The output triggering points are

Hysteresis Curve

defined as the two distinct values of input signal voltage at which the output changes the state.

→ The Upper Trip point / Triggering point =  $\frac{2}{3} V_{CC}$

→ The Lower Triggering point =  $\frac{1}{3} V_{CC}$ .

→ When the I/P signal exceeds UTP i.e.  $\frac{2}{3} V_{CC}$ , O/P signal switches from high voltage level to low voltage level.

→ The O/P remains in low state until the input signal falls below the LTP =  $\frac{1}{3} V_{CC}$ .

→ The difference between the triggering point is the Hysteresis voltage or the lagging of lower threshold voltage from Upper threshold voltage is known as Hysteresis.

→ It is given as  $V_H = UTP - LTP$

$$= \frac{2}{3} V_{CC} - \frac{1}{3} V_{CC}$$

$$= \frac{1}{3} V_{CC} \text{ volt}$$

→  $V_H$  is the dead zone of the Schmitt Trigger circuit, as long as the I/P signal is within the range of hysteresis ( $\frac{1}{3} V_{CC}$  to  $\frac{2}{3} V_{CC}$ ) O/P of Schmitt Trigger will not change, where the I/P signal goes in dead zone the O/P of Schmitt trigger switches from high to low state and low state to high state.

→ This hysteresis is desirable in Schmitt Trigger because it prevents noise signal from causing false triggering.