

UNIT - 4

COMBINATIONAL CIRCUITS


TOPICS

- ① Combinational circuit for different code converter
- ② Binary Adder (Half & Full Adder)
- ③ Binary Subtractor (Half & Full Sub)
- ④ Parallel Adder
- ⑤ Decimal Adder
- ⑥ Binary Multiplier
- ⑦ Magnitude Comparator
- ⑧ Decoder,
- ⑨ Encoder
- ⑩ Multiplexer
- ⑪ Demultiplexer.

* Combinational Circuits

(2)

- * A combinational circuit has 'n' input combinations & 'm' output combinations



* Procedure to design a C.C.:

- ① Determine number of variables
- ② Draw the truth table
- ③ Simplify expression in either SOP (or) POS form using K-map.
- ④ Draw logic circuit for minimised expression.

* Code Converters

* They are used for providing encryption to data.

* Few of the basic code converters are

- (i) Binary to Grey Code (B2G)
- (ii) Grey Code to Binary (G2B)
- (iii) Excess-3 code ...

... etc..

NOTE: BCD (Binary Coded Decimal)

- * Binary Codes for decimal numbers requires minimum of 4 bits.
- * Most common BCD code is 8421 code in which each decimal digit is represented by a 4-bit binary number.

(i) BCD to Grey Code

Grey Code:

- It is a special case of unit distance code.
- Bit patterns for any 2 numbers differ in only 1-bit position.
- Each grey code bit is obtained by applying exclusive OR (XOR) operation to the corresponding binary code bit & the next higher bit.
- Expression for grey code.

$$g_i = b_i \oplus b_{i+1} \quad \text{for } 0 \leq i \leq n-1$$
$$g_{n-1} = b_{n-1} \quad \text{for MSB}$$

→ Truth Table

decimal number	binary code				grey code			
	b ₃	b ₂	b ₁	b ₀	g ₃	g ₂	g ₁	g ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

- Grey code is a non-weighted, reflective code.

→ From the truth table determine the min terms

$$g_3 = \sum m(8, 9, 10, 11, 12, 13, 14, 15)$$

$$g_2 = \sum m(4, 5, 6, 7, 8, 9, 10, 11)$$

$$g_1 = \sum m(2, 3, 4, 5, 10, 11, 12, 13)$$

$$g_0 = \sum m(1, 2, 5, 6, 9, 10, 13, 14)$$


→ K-map for above SOP expressions are obtained as below.

g_3 k-map is $m_8, m_9, m_{10}, m_{11}, m_{12}, m_{13}, m_{14}, m_{15}$

$b_3 b_2$ \ $b_1 b_0$	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

→ b_3

Mathematical expression is $g_3 = b_3$

Circuit for g_3 

g_2 k-map is $m_4, m_5, m_6, m_7, m_8, m_9, m_{10}, m_{11}$

$b_3 b_2$ \ $b_1 b_0$	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10


→ $\bar{b}_3 b_2$

→ $b_3 \bar{b}_2$


Mathematical expression is $g_2 = \bar{b}_3 b_2 + b_3 \bar{b}_2$

$$g_2 = b_3 \oplus b_2$$

circuit for g_2




g_1 k-map $m_2, m_3, m_4, m_5, m_{10}, m_{11}, m_{12}, m_{13}$




Mathematical expression for $g_1 = b_2 \bar{b}_1 + \bar{b}_2 b_1$

circuit for g_1



g_0 k-map $m_1, m_2, m_5, m_6, m_9, m_{10}, m_{13}, m_{14}$



Mathematical expression for $g_0 = \bar{b}_1 b_0 + \bar{b}_0 b_1$

circuit for g_0



k-map obtained from above SOP expressions are

b₃ kmap

		g ₁ g ₀			
		00	01	11	10
g ₃ g ₂	00				
	01				
	11	1	1	1	1
	10	1	1	1	1

Mathematical exp. is $b_3 = g_3 \rightarrow \textcircled{1}$



b₂ kmap

		g ₁ g ₀			
		00	01	11	10
g ₃ g ₂	00				
	01	1	1	1	1
	11				
	10	1	1	1	1

Mathematical exp. is

$$b_2 = \bar{g}_3 g_2 + g_3 \bar{g}_2 \rightarrow \textcircled{2}$$

$$b_2 = g_3 \oplus g_2 \rightarrow \textcircled{3}$$

$$b_2 = b_3 \oplus g_2 \rightarrow \textcircled{4}$$

b₁ kmap

		g ₁ g ₀			
		00	01	11	10
g ₃ g ₂	00			1	1
	01	1	1		
	11			1	1
	10	1	1		

Math. exp. is

$$b_1 = \bar{g}_3 \bar{g}_2 g_1 + \bar{g}_3 g_2 \bar{g}_1 + g_3 g_2 g_1 + g_3 \bar{g}_2 \bar{g}_1$$

$$b_1 = g_3 \oplus g_2 \oplus g_1 \rightarrow \textcircled{5}$$

$$b_1 = b_2 \oplus g_1 \rightarrow \textcircled{6}$$


b₀ K-map

		g ₁ g ₀			
		00	01	11	10
g ₃ g ₂	00		1		1
	01	1		1	
	11		1		1
	10	1		1	

$$b_0 = g_3 \oplus g_2 \oplus g_1 \oplus g_0.$$

$$b_0 = b_1 \oplus g_0 \rightarrow 7$$

C.C for Grey to Binary Converter



Adders:

Adders are of two types


- ① Half Adder, ② Full Adder.

Half Adder: It has two inputs and two outputs.

TRUTH TABLE


		Sum	Carry
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Consider k-map of two variable.




$$S = \bar{A}B + A\bar{B}$$

$$\text{Sum} = A \oplus B$$




$$C = AB$$

Circuit



Top Module.



Full Adder (***):

2] Design a full adder or, design a full adder using 2 half adders.

Ans: Full Adder:

⇒ three inputs & two outputs

A	B	(input carry) C _{in}	Sum (S)	Carry (C)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum K-map

A \ B C _{in}				
	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$= \bar{A}(\bar{B}C_{in} + B\bar{C}_{in}) + A(\bar{B}\bar{C}_{in} + BC_{in})$$

$$= \bar{A}(B \oplus C_{in}) + A(B \odot C_{in})$$

$$\Rightarrow \bar{A}(B \oplus C_{in}) + A(B \odot C_{in})$$

$$\Rightarrow \bar{A}(B \oplus C_{in}) + \overline{A(B \oplus C_{in})}$$

$$\text{Let } B \oplus C_{in} = X$$

$$\Rightarrow \bar{A}X + A\bar{X} \Rightarrow A \oplus X$$


$$\therefore S = A \oplus (B \oplus C_{in})$$

Carry k-map


	BC _{in}			
	00	01	11	10
A				
0			1	
1		1	1	1

$$C = AB + BC_{in} + AC_{in}$$

Som k-map Logic Circuit Diagram:




Carry k-map Logic Circuit Diagram:




Design a full adder using two half adders:

Let us consider three variables A B C



LOGIC CIRCUIT
(for above)

Note
HA { Sum $S = A \oplus B$
Carry $C = AB$



SUBTRACTOR: of 2 types

- ① Half Subtractor
- ② Full Subtractor

① HALF SUBTRACTOR

it has two inputs & two outputs


A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

① Determine variables

② Truth table


③ Simplify SOP (or) POS

④ Logic circuit




$$D = \overline{A}B + A\overline{B}$$


$$D = A \oplus B$$



$$B = \overline{A}B$$



⇒ HALF SUBTRACTOR CIRCUIT.



⇒ TOP MODULE

BCD to Excess-3 Converter

4

3 → 0011

	BCD				Excess-3			
	B ₀	B ₁	B ₂	B ₃	X ₀	X ₁	X ₂	X ₃
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	0	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	X	X	X	X
11	1	0	1	1	X	X	X	X
12	1	1	0	0	X	X	X	X
13	1	1	0	1	X	X	X	X
14	1	1	1	0	X	X	X	X
15	1	1	1	1	X	X	X	X

$$X_0 = \sum m(5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$X_1 = \sum m(1, 2, 3, 4, 9) + d(10, 11, 12, 13, 14, 15)$$

$$X_2 = \sum m(0, 3, 4, 7, 8) + d(10, 11, 12, 13, 14, 15)$$

$$X_3 = \sum m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 15)$$

B ₀ B ₁	B ₂ B ₃			
	00	01	11	10
00	0	1	3	2
01	4	5	9	6
10	12	13	15	14
11	8	7	11	10

output is possible.

B₀ B₁ B₂ B₃ changing

1 1
1 0

(i) B₀.

quad

two pairs is possible;

$B_2 B_3$	00	01	11	10
$B_0 B_1$	0	1	3	2
00	4	5	7	6
01	12	13	15	14
11	8	9	11	10
10				

(ii) $B_1 + B_3$

$$X_0 = B_0 + \bar{B}_0 B_1 + B_3 + B_1 + B_2 \bar{B}_3$$

$$X_0 = B_1 (1 + \bar{B}_0) + B_3 \bar{B}_3 + B_3$$

$$X_0 = B_1 + B_3 \bar{B}_3 + B_3$$

$X_0 =$

$$X_0 = B_0 + B_1 B_3 + B_1 B_2$$

$B_2 B_3$	00	01	11	10
$B_0 B_1$	0	1	3	2
00	4	5	7	6
01	12	13	15	14
11	8	9	11	10
10				

quad is possible.

$B_2 B_3$	01	11
$B_0 B_1$	4	11
00		
10	1	3

(i) $\bar{B}_1 B_3$

$B_2 B_3$	11	10
$B_0 B_1$	3	2
00		
10	11	10

(ii) $\bar{B}_1 B_2$

(iii) one pair

$B_2 B_3$	00
$B_0 B_1$	4
01	
11	12

$$B_1 \bar{B}_2 \bar{B}_3$$

$$X_1 = \bar{B}_1 B_3 + \bar{B}_1 B_2 + B_1 \bar{B}_2 \bar{B}_3$$

$B_2 B_3$	00	01	11	10
$B_0 B_1$	0	1	3	2
00	4	5	7	6
01	12	13	15	14
11	8	9	11	10
10				

2 quads are possible

$B_0 B_1$ changing

$B_2 B_3$

0 0 1 1

$$X_2 = \bar{B}_2 \bar{B}_3 + B_2 B_3$$

$$X_2 = B_2 \odot B_3$$

octet is possible

$B_0 B_1$ changing

$B_2 B_3$

0 0

1 0

$$= \bar{B}_3$$

$$X_3 = \bar{B}_3$$


$B_2 B_3$	00	01	11	10
$B_0 B_1$	0	1	3	2
00	4	5	7	6
01	12	13	15	14
11	8	9	11	10
10				

$$X_0 = B_0 + B_1 B_3 + B_1 B_2$$

$$X_1 = \bar{B}_1 B_3 + \bar{B}_1 B_2 + B_1 \bar{B}_2 \bar{B}_3$$

~~$$X_2 = \bar{B}_2 \bar{B}_3 + B_2 \bar{B}_3$$~~

$$X_3 = \bar{B}_3 \quad X_2 = B_2 \odot B_3$$



LOGIC
CIRCUIT

Excess-3 to BCD Code Converter;

	X_0	X_1	X_2	X_3	B_0	B_1	B_2	B_3
0	0	0	0	0	x	x	x	x
1	0	0	0	1	x	x	x	x
2	0	0	1	0	x	x	x	x
3	0	0	1	1	0	0	0	0
4	0	1	0	0	0	0	0	1
5	0	1	0	1	0	0	1	0
6	0	1	1	0	0	0	1	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	0	1	0	1
9	1	0	0	1	0	1	1	0
10	1	0	1	0	0	1	1	1
11	1	0	1	1	1	0	0	1
12	1	1	0	0	1	0	1	0
13	1	1	0	1	x	x	x	x
14	1	1	1	0	x	x	x	x
15	1	1	1	1	x	x	x	x

$$B_0 = \sum m(11, 12) + d(0, 1, 2, 13, 14, 15)$$

$$B_1 = \sum m(7, 8, 9, 10) + d(0, 1, 2, 13, 14, 15)$$

$$B_2 = \sum m(5, 6, 9, 10, 12) + d(0, 1, 2, 13, 14, 15)$$

$$B_3 = \sum m(4, 6, 8, 10, 11) + d(0, 1, 2, 13, 14, 15)$$

$x_2 x_3$	00	01	11	10
$x_0 x_1$	0	1	3	2
00	X	X		X
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

quad is possible

$x_0 x_1$ $x_2 x_3$ is changing
1 1

$$(i) = x_0 x_1$$

pair is possible $\begin{array}{|c|} \hline 11 \\ \hline 10 \\ \hline \end{array} \begin{array}{|c|} \hline 15 \\ \hline 11 \\ \hline \end{array} = x_0 x_2 x_3.$

$$B_0 = x_0 x_1 + x_0 x_2 x_3.$$

$x_2 x_3$	00	01	11	10
$x_0 x_1$	0	1	3	2
00	X	X		X
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

quad is possible.

$x_2 x_3$	00	01
$x_0 x_1$	0	1
00		
10	8	9

$$(i) \bar{x}_1 \bar{x}_2$$

2 pairs

$x_2 x_3$	10
$x_0 x_1$	11
11	14
10	10

$x_2 x_3$	11
$x_0 x_1$	01
01	7
11	15

$$(ii) x_1 x_2 x_3.$$

$$(iii) x_0 x_2 \bar{x}_3$$

$$B_1 = \bar{x}_1 \bar{x}_2 + x_1 x_2 x_3 + x_0 x_2 \bar{x}_3$$

$x_2 x_3$	00	01	11	10
$x_0 x_1$	0	1	3	2
00	X	X		X
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

octet, 4 quads are possible.

$x_2 x_3$ changing	00	01
$x_0 x_1$	12	13
11	1	X
10	9	X

$$x_0 x_1$$

$x_2 x_3$ changing	01	11
$x_0 x_1$	5	13
01	X	1
10	X	9

$$\bar{x}_2 x_3.$$

$x_2 x_3$ changing	10	11
$x_0 x_1$	2	3
10	X	1
11	X	1

$$x_2 \bar{x}_3$$

$$B_2 = x_0 x_1 + \bar{x}_2 x_3 + x_2 \bar{x}_3$$

$$B_2 = x_0 x_1 + x_2 \oplus x_3.$$

$x_2 x_3$	00	01	11	10
$x_0 x_1$	0	1	3	2
00	X	X		X
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

3 quads.

$x_2 x_3$	00	10
$x_0 x_1$	4	6
01	8	10
10		

$$\bar{x}_3$$


$x_2 x_3$	11	10
$x_0 x_1$	15	14
11	11	10
10		

$$x_0 x_2.$$

$$B_3 = \bar{x}_3 + x_0 x_2.$$

$$B_0 = X_0 X_1 + X_0 X_2 X_3 \quad B_1 = \overline{X_1} X_2 + X_1 X_2 X_3 + X_0 X_2 \overline{X_3}$$


$$B_2 = X_0 X_1 + X_2 \oplus X_3 \quad B_3 = \overline{X_3} + X_0 X_2$$



FULL SUBTRACTOR

- * A full subtractor is a combinational circuit that performs subtraction of 2 bits, one is minuend and other is subtrahend, taking into account the borrow of the previous adjacent lower minuend bit.
- * This circuit has 3 i/p's & 2 o/p's.
- * The 3 i/p's A, B & Bin, denotes minuend, subtrahend & previous borrow respectively. The 2 o/p's D & Bout represent the difference and O/p borrow respectively. Although subtraction is usually achieved by adding the complement of subtrahend to the minuend we will do the subtraction operation.

Top Module



Truth Table

(d) ₁₀	A	B	Bin	D	Bout
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

From above T-T we can draw k-map for D & Bout

A \ B Bin	00	01	11	10
0	0	1	1	1
1	1	0	0	1

$$D = A \bar{B} \bar{B}_{in} + \bar{A} \bar{B} B_{in} + A B B_{in} + A B \bar{B}_{in}$$

A \ B Bin	00	01	11	10
0	0	1	1	1
1	1	0	0	1

$$B_{out} = \bar{A} B_{in} + \bar{A} B + B B_{in}$$

Logical Expression for Difference.

$$D = \bar{A} \bar{B} B_{in} + \bar{A} B \bar{B}_{in} + A \bar{B} \bar{B}_{in} + A B B_{in}$$

$$= B_{in} (\bar{A} \bar{B} + A B) + \bar{B}_{in} (\bar{A} B + A \bar{B})$$

$$= B_{in} (\overline{A \oplus B}) + \bar{B}_{in} (A \oplus B)$$

$$\text{let } x = A \oplus B$$

$$= B_{in} \bar{x} + \bar{B}_{in} x$$

$$= x \oplus B_{in}$$

$$D = (A \oplus B) \oplus B_{in}$$


Logical Expression for Borrow

$$\begin{aligned}
 B_{out} &= \bar{B} \bar{A} B_{in} + \bar{A} B \bar{B}_{in} + \bar{A} B B_{in} + A B B_{in} \\
 &= \bar{A} \bar{B} B_{in} + \bar{A} B \bar{B}_{in} + \bar{A} B B_{in} + A B B_{in} \\
 &= \bar{A} B_{in} (B + \bar{B}) + \bar{A} B (B_{in} + \bar{B}_{in}) + B B_{in} (A + \bar{A}) \\
 &= \bar{A} B_{in} + \bar{A} B + B B_{in}
 \end{aligned}$$


(or)

$$\begin{aligned}
 B_{out} &= \bar{A} \bar{B} B_{in} + \bar{A} B \bar{B}_{in} + \bar{A} B B_{in} + A B B_{in} \\
 &= B_{in} (A B + \bar{A} \bar{B}) + \bar{A} B (B_{in} + \bar{B}_{in}) \\
 &= B_{in} (\overline{A \oplus B}) + \bar{A} B \\
 &= B_{in} (A \odot B) + \bar{A} B
 \end{aligned}$$

Logical circuit for full subtractor




Implementation of full subtractor using 2 half subtractors & an OR gate



* BINARY ADDER (Parallel Binary Adder)

- * Addition of multiple bit binary numbers can be accomplished by using full adders.
- * The 4-bit adder using full adder circuit is capable of adding two 4-bit numbers resulting in a 4-bit sum and a carry output as shown below in figure.
- * Since all bits of augend & addend are fed into the adder circuit simultaneously and the additions in each position are taking place at same time, the circuit is called parallel adder.



4-bit parallel adder

- * Addition operation is illustrated below.

Let $A_4 A_3 A_2 A_1 = 1111$ $B_3 B_2 B_1 B_0 = 0011$

Significant Place 4 3 2 1

Input Carry 1 1 1 0

Augend word A: 1 1 1 1

Augend word B: 0 0 1 1

1 0 0 1 0 ← Sum

↑
Cout (output carry)

- * In a 4-bit parallel binary adder circuit, the i/p to each full adder will be A_i , B_i & C_i and o/p will be S_i & C_{i+1} where i varies from 0 to 3.
- * Also, the Cout of lower order is carried forward to next higher order stage. Hence, this type of adder is called ripple-carry adder.
- * Disadvantage - Though the parallel binary adder is said to generate o/p immediately after the i/p's are applied, its speed of operation is limited by the carry propagation delay through all stages.
- * The propagation delay (t_p) of a full adder is the time difference between the instants at which the inputs (A_i , B_i and C_i) are applied and the instant at which its o/p's (S_i and C_{i+1}) are generated. \therefore , the o/p in LSB stage is generated only after t_p seconds. \therefore , the o/p in the second stage will be generated only after the t_p seconds from the time the o/p's of the first stage are generated, i.e. after $2t_p$ seconds from the time the i/p's are applied and similarly for remaining stages. \therefore , for 4-bit binary adder, where each F.A has a propagation delay of 50ns, the o/p of the 4th stage is $4t_p = 4 \times 50\text{ns} = 200\text{ns}$.
- * To overcome this disadvantage we go for carry look ahead adder.

* BINARY MULTIPLIER

- * Multiplication operation can be carried out by
- (i) multipliers using partial product addition and shifting
 - & (ii) Parallel multipliers.

(i) Multiplier Using Shift Method


→ Consider, the multiplication of 2 4-bit binary no.
1010 & 1011, as an example.

$$\begin{array}{r}
 1010 \rightarrow \text{Multiplicand} \\
 \times 1011 \rightarrow \text{Multiplier} \\
 \hline
 1010 \rightarrow \text{Partial product 1} \\
 1010 \rightarrow \quad \quad \quad 2 \\
 0000 \rightarrow \quad \quad \quad 3 \\
 1010 \rightarrow \quad \quad \quad 4 \\
 \hline
 1101110 \rightarrow \text{Product}
 \end{array}$$

* → From above multiplication process.
if multiplier bit = 1, then multiplicand = partial prod.
= 0, then partial prod. = 0.

→ Whenever a P.P is obtained, it is shifted one bit to the left of the previous P.P. This process is continued until all the multiplier bits are checked, & then the P.P are added.


→ Implementation:



- In above block diagram, the 4-bit multiplier is stored in register Y ($Y_3 Y_2 Y_1 Y_0$); the 4-bit multiplicand is stored in register M ($M_3 M_2 M_1 M_0$) & the X register (X_4, X_3, X_2, X_1, X_0) is initially cleared to 00000.
- Here, the LSB of multiplier bit Y_0 is checked.
 If $Y_0 = 1 \Rightarrow$ the number in M is added with the LSB of X register and the combined X & Y register is shifted to the right by 1 bit.
 If $Y_0 = 0 \Rightarrow$ the combined X & Y register is shifted to right by 1 bit without performing addition.
 This process is repeated 4 times to perform a 4-bit multiplication.
- The multiplication result ($R_7, R_6, R_5, R_4, R_3, R_2, R_1, R_0$) will be available in X & Y registers.

Parallel Multiplier


- The 4-bit multiplier using shift method requires 4 cycles of addition & shifting operations, but it requires only a single 4-bit parallel adder.
- It requires 3 4-bit parallel binary adders & 16 numbers of 2-input AND gates. Here, each group of 4 AND gates is used to obtain p.p while 4-bit parallel adders are used to add the P.P. Since, the generation of p.p & their additions are performed in parallel in group of AND gates and 4-bit adders respectively, the multiplication result ($P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$) will be available at the o/p respectively immediately after the propagation delay in the multiplier circuit.



4-bit parallel multiplier.


* BCD Adder

- * A BCD adder is a circuit that adds 2 BCD digits in parallel & produces a sum digit which is also BCD.
- * A BCD adder must include the correction logic in its internal construction.
- * This adder has 2 4-bit BCD i/p's X_3, X_2, X_1, X_0 , y_3, y_2, y_1, y_0 and a carry i/p C_{in} . It also has a 4-bit B sum o/p Z_3, Z_2, Z_1, Z_0 and a carry o/p C_{out} .



Block diagram of BCD Adder.

* Decimal digit	Uncorrected BCD sum $C_{in} S_3 S_2 S_1 S_0$	Corrected BCD Sum $C_{out} S_3 S_2 S_1 S_0$	
0	0 0 0 0	0 0 0 0	No correction required
1	0 0 0 1	0 0 0 1	
2	0 0 1 0	0 0 1 0	
3	0 0 1 1	0 0 1 1	
4	0 1 0 0	0 1 0 0	
5	0 1 0 1	0 1 0 1	
6	0 1 1 0	0 1 1 0	
7	0 1 1 1	0 1 1 1	
8	1 0 0 0	1 0 0 0	
9	1 0 0 1	1 0 0 1	
10	1 0 1 0	0 0 0 0	Correction Required, $S_3 S_2$
11	1 0 1 1	0 0 0 1	
12	1 1 0 0	0 0 1 0	
13	1 1 0 1	0 0 1 1	
14	1 1 1 0	0 1 0 0	
15	1 1 1 1	0 1 0 1	
16	0 0 0 0	0 1 1 0	
17	0 0 0 1	0 1 1 1	
18	0 0 1 0	1 0 0 0	
19	0 0 1 1	1 0 0 1	



- * When the sum o/p ($S_3 S_2 S_1 S_0$) is greater than 9, add $S_3 S_2$ to get BCD result. So the correction can be written as an expression as follows


$$C_n = S_3 S_2 + S_3 S_1 + C_{in}$$

* A BCD adder circuit must be able to do following following:

1. Add two 4-bit BCD numbers using straight binary addition.
2. If the 4-bit sum is ≤ 9 , the sum is in proper BCD form and no correction is required.
3. If the 4-bit sum is > 9 (or) if a carry is generated from the sum, the sum is not in BCD form.

Then, the digit 6 (0110) should be added to the sum to produce the BCD results. The carry may be produced due to this addition and it is added to next decimal position.

Circuit diagram for BCD adder using full adders



* The first stage adds the 24-bit BCD and its sum and carry are checked to ascertain whether the result exceeds 9 by AND-OR gate combinations. If the output of OR gate (3) is equal to 1, then correction is required & this is accomplished by adding 0110 in the second stage of adder.

COMPARATOR

Which compares the magnitude of two numbers.

⇒ One-bit comparator

A	B	$A < B$	$A > B$	$A = B$
0	0	0	0	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	1

expressions


$$A < B = \bar{A}B$$

$$A > B = A\bar{B}$$

$$A = B = \bar{A}\bar{B} + AB$$

$$A < B \quad A > B$$

$$A = B \rightarrow (\text{X-NOR}) \text{ gate}$$



27 Two-bit Comparators:

A		B		$A < B$	$A > B$	$A = B$
A_1	A_0	B_1	B_0			
0	0	0	0	0	0	1 $\rightarrow m_0$
0	0	0	1	1	0	0 m_1
0	0	1	0	1	0	0 m_2
0	0	1	1	1	0	0 m_3
0	1	0	0	0	1	0 m_4
0	1	0	1	0	0	1 m_5
0	1	1	0	1	0	0 m_6
0	1	1	1	1	0	0 m_7
1	0	0	0	0	1	0 m_8
1	0	0	1	0	1	0 m_9
1	0	1	0	1	1	0 m_{10}
1	0	1	1	1	1	0 m_{11}
1	1	0	0	0	0	1 m_{12}
1	1	0	1	0	0	0 m_{13}
1	1	1	0	0	0	0 m_{14}
1	1	1	1	0	0	1 m_{15}

$$A < B$$

~~$A < B$~~ Its a four variable k-map

$A_1 A_0$	$B_1 B_0$			
	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

	11	10
00	3	2
01	7	6

	01	11
00	1	3

	11
00	3
10	11

$$A_1 = 0 \quad B_1 = 0$$

$$\Rightarrow \bar{A}_1 \bar{B}_1$$

$$\bar{A}_0 \bar{A}_1 \bar{B}_0$$

$$\bar{A}_0 \bar{B}_1 \bar{B}_0$$

$$A < B = \bar{A}_1 \bar{B}_1 + \bar{A}_1 \bar{B}_0 \bar{A}_0 + \bar{B}_1 \bar{A}_0 \bar{B}_0$$

$A_1 A_0$	$B_1 B_0$			
	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

Black V
Blue X.

	00	01
11	12	13
10	8	9

$$A_1 = 1 \quad B_1 = 0$$

$$\overline{A_1} B_1$$

	00
01	4
11	12

$$A_0 = 1 \quad B_0 = 0 \quad B_1 = 0$$

$$A_0 \overline{B_0} \overline{B_1}$$

	00	10
11	12	14

$$A_0 = 1 \quad A_1 = 1 \quad B_0 = 0$$

$$A_0 A_1 \overline{B_0}$$

$$A > B = \overline{A_1} B_1 + A_0 \overline{B_0} \overline{B_1} + A_0 A_1 \overline{B_0}$$

$$A = B$$

	$B_1 B_0$	00	01	11	10
$A_1 A_0$	00	0	1	3	2
00	0	1			
01	4	5	7	6	
11	12	13	15	14	
10	8	9	11	10	1

$$(A=B) = \underbrace{\bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0}_{A_0 B_0 + \bar{A}_0 \bar{B}_0} + \underbrace{A_1 \bar{A}_0 B_1 \bar{B}_0}_{A_0 B_0 + \bar{A}_0 \bar{B}_0}$$


$$= A_0 B_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1) + \bar{A}_0 \bar{B}_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1)$$

$$= (\bar{A}_1 \bar{B}_1 + A_1 B_1) (A_0 B_0 + \bar{A}_0 \bar{B}_0)$$



$$(A=B) = (A_1 \odot B_1) (A_0 \odot B_0)$$

$$A < B = \bar{A}_1 \bar{B}_1 + \bar{A}_1 \bar{B}_0 \bar{A}_0 + \bar{B}_1 \bar{A}_0 \bar{B}_0$$

$$A > B = A_1 \bar{B}_1 + A_0 \bar{B}_0 \bar{B}_1 + A_0 A_1 \bar{B}_0$$




Suppose n-bit complements:



Comparing I/p A B	Cascading F/p.			O/p		
	$I(A > B)$	$I(A < B)$	$I(A = B)$	$A > B$	$A < B$	$A = B$
$A > B$	X	X	X	1	0	0
$A = B$	1	0	0	1	0	0
	X	1	X	0	1	0
	0	0	1	0	0	1
	0	0	0	1	0	1
	1	0	1	0	0	0
$A < B$	X	X	X	0	0	1


4-bit comparators:



MULTIPLEXER

(OR)
MUX (data selector)


- * Sharing of data through a single common line
- * Multiplexing means all data lines are combined or punched together.
- * A multiplexer has 2^n inputs, 1 output, and n select lines.



* 2×1 MUX

Sol: $n=1$ $\boxed{2^n}$

\Rightarrow 2 inputs, 1 output, 1 select line




(Block diagram)

S	Y
0	I_0
1	I_1

(Truth table)


expression $Y = \bar{S} I_0 + S I_1$



* 4 X 1 MUX.


$2^2 \times 1$ $n = 2$

Truth table




S_0	S_1	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S_1 I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3$$



Q) Implement the following fn using multiplexers. $f = \sum m(0, 3, 5, 6, 7)$.

Ans: When $n = 3$ $2^n = 2^3 = 8 \times 1$ MUX
 ↓
 Select lines




TRUTH TABLE

S_0	S_1	S_2	f	logic.
0	0	0	I_0	1
0	0	1	I_1	0
0	1	0	I_2	0
0	1	1	I_3	1
1	0	0	I_4	0
1	0	1	I_5	1
1	1	0	I_6	1
1	1	1	I_7	1

logic 1
(= 1).

Q) Design 8x1 MUX. using 4x1 MUX:
(You can use OR gate or 2x1 MUX).




Obtain expression for 'y'.

DE MULTIPLEXER (Dmux) (Data Distribution)


opposite of Multiplexer.

1×2^n 1 input 2ⁿ outputs. n select lines



Contd in new book.


- * **DE-MULTIPLEXER (Dmux) (Data Distribution)**
 It is the opposite of a multiplexer. It has
 1×2^n i.e. 1 input, 2^n outputs, n select lines.



BLOCK DIAGRAM:

Ex: ① 1×2 dmux:

$$2^n = 2^1 \Rightarrow \boxed{n=1}$$




BLOCK DIAGRAM

S	Y ₀	Y ₁
0	I	0
1	0	I


TRUTH TABLE

$$Y = \bar{S}I + SI$$



② 1×8 dmux


$$2^n = 2^3 \Rightarrow \boxed{n=3}$$



BLOCK DIAGRAM.

s ₀	s ₁	s ₂	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	I	0	0	0	0	0	0	0
0	0	1	0	I	0	0	0	0	0	0
0	1	0	0	0	I	0	0	0	0	0
0	1	1	0	0	0	I	0	0	0	0
1	0	0	0	0	0	0	I	0	0	0
1	0	1	0	0	0	0	0	I	0	0
1	1	0	0	0	0	0	0	0	I	0
1	1	1	0	0	0	0	0	0	0	I

$$Y_0 = \bar{S}_0 \bar{S}_1 \bar{S}_2 I + \bar{S}_0 \bar{S}_1 S_2 I + \bar{S}_0 S_1 \bar{S}_2 I + \bar{S}_0 S_1 S_2 I \\ + S_0 \bar{S}_1 \bar{S}_2 I + S_0 \bar{S}_1 S_2 I + S_0 S_1 \bar{S}_2 I + S_0 S_1 S_2 I$$



$$Y = \bar{S}_0 \bar{S}_1 I [\bar{S}_2 + S_2] + \bar{S}_0 S_1 I [\bar{S}_2 + S_2] + S_0 \bar{S}_1 I [\bar{S}_2 + S_2] \\ + S_0 S_1 I [\bar{S}_2 + S_2]$$

$$= \bar{S}_0 \bar{S}_1 I + \bar{S}_0 S_1 I + S_0 \bar{S}_1 I + S_0 S_1 I$$

$$= I \bar{S}_0 [\bar{S}_1 + S_1] + I S_0 [\bar{S}_1 + S_1]$$



$$= I [\bar{S}_0 + S_0]$$

$$Y = I$$

* ENCODER:

Converting data into other format is called encoder.
(Given the data is in decimal) (ie. decimal to binary (or) any other like grey code etc).

Note: for "DECODER"




$\frac{4}{\text{O/p}}$ to $\frac{2}{\text{I/p}}$ logic lines. Encoder





I_0	I_1	I_2	I_3	Y_0	Y_1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$\begin{aligned}
 y_0 &= \bar{I}_0 \bar{I}_1 I_2 \bar{I}_3 + \bar{I}_0 \bar{I}_1 \bar{I}_2 I_3 \\
 y_0 &= \bar{I}_0 \bar{I}_1 [I_2 \bar{I}_3 + \bar{I}_2 I_3] \\
 y_0 &= \bar{I}_0 \bar{I}_1 [I_2 \oplus I_3] \\
 y_1 &= \bar{I}_0 I_1 \bar{I}_2 \bar{I}_3 + \bar{I}_0 \bar{I}_1 I_2 I_3 \\
 y_1 &= \bar{I}_0 \bar{I}_2 [I_1 \bar{I}_3 + \bar{I}_1 I_3] \\
 y_1 &= \bar{I}_0 \bar{I}_2 (I_1 \oplus I_3)
 \end{aligned}$$



DEGENERATE FORM OF GATES:

AND gate:




A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

condition ① [When one of input is equal to logic 0, we get output as 0]

condition ② [When one of the input is logic 1 the output will be equal to 1]

∴ We can use AND gate as a "Buffer"

NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

condition ①: When one of input is 0 we get output as logic "1".

condition ②: When one of input is equal to logic 1 output is inverted.

∴ NAND gate can be used as "inverter" where one of input is equal to logic 1.

OR gate:

A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

} Buffer

} logic 1



condition ①: When one of input is 0, we get the input of other (i.e. Buffer)

condition ②: When one of the input is 1 the output is 1.

NOR gate:

A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

} inverter

} logic 0




condition ① When one of input is logic 0 we get output as inverter (hence we can use as inverter)

condition ② When the input is equal 1, we get output as logic 0.

EX-OR gate (ANTI COINCIDENT GATE)

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

} Buffer
} Inverter



condition ①: When one of input is 0, we get buffer EX-OR gate can be used as buffer

condition ②: When one of input is 1, we can use EX-OR gate is inverter.

EX-NOR gate (COINCIDENT GATE)

A	B	C
0	0	1
0	1	0
1	0	0
1	1	1

} Inverter
} Buffer

condition ①: When $A=0$, we can use EX-NOR as inverter.

condition ②: When $A=1$, we can use EX-NOR as buffer.

2) Implement the following using decoder

$$f_1(x, y, z) = x'y'z' + xz$$

$$f_2(x, y, z) = xyz' + x'z$$

30) If given f^n is not in standard form then convert it into standard form (SOP)

$$\therefore f_1(x, y, z) = x'y'z' + xz$$

$$= x'y'z' + xz(y + y')$$

$$= x'y'z' + xyz + xy'z$$

$$000 \quad 111 \quad 101$$

↓

↓

↓

0

7

5

$$\Rightarrow f_1 = \sum m(0, 7, 5)$$

$$f_2(x, y, z) = xyz' + x'z$$

$$= xyz' + x'z(y + y')$$

$$= xyz' + x'y z + x'y'z$$

$$\Rightarrow 110, 011, 001$$

↓

↓

↓


6

3

1

$$f_2 = \sum m(6, 3, 1)$$

Max number is 8 $2^3 \geq 2^n \Rightarrow n=3$



Note: In case of decoder (or) encoder $f(x, y, z)$ are input lines but in case of multiplexer

Demultiplexer, $f(a, b, c)$ are select lines]


Q] Implement the following logic using multiplexer : [using 8×1 MUX]

$$f(a, b, c) = \sum m(0, 2, 3, 5, 7)$$

⇓

⇒ here we have 3 select lines

for mux we should have only $1 \cdot 2^n = 2^3 = 8$




Using only single 4×1 MUX.

$$f(a, b, c) = \sum m(0, 2, 3, 5, 7)$$

	D_0	D_1	D_2	D_3
$A = 0$	0	1	0	1
$A = 1$	1	0	1	0
	D_4	D_5	D_6	D_7

$$[A + \bar{A} = 1]$$


\bar{A}	A	\bar{A}	1
0	1	2	3



* DECODERS:

* Decoder o/p are min terms
of the i/p's.

2 x 4 DECODER:
* For decoder for n i/p's
we have 2^n o/p's.



* Gate Circuit for 2x4:

