

- A later is a sequential device that checks all 9ts inputs continuously and changes its outputs accordingly at any time independent of a clock signal.
 - → latch is a mon-clocked flipflop, upon 'latch on' to a 1 or 0 "immediately upon steering the snput signal called SET (OD RESET.
 - -> A latch can be an active-that input latch or an active-Low input latch.
 - → Active High → SET and RESET = LOW state.
 Active Low → SET and RESET = High state.

Difference between Lalch and Flip Flop

0.	
Latch	Fupflop
positivelevel negative	Plip plop is Edge triggered the edge - ve edge
-) 3+is independent of clock signal	-) or is dependent on clock signal. Applications
one of the state o	-) Pata storage -> transpring of data -) counting
	-> Frequency division -> Parallel to serial formal to parallel data conversions.

1005e2: 5=1 & R= 0

In this care \$=0, \$=1

is D' elp=1

SO Q= 1

FOR NAND2=) SIPS ONL R=1 & g=1 so DIP Q=0

For supuls s=1&R=0, Q=1 i; e set state.

Case 3 S=0 & R=1

In this case \$=1, R=0

Cor sopuls 5=0, R=1 makes 9=0=) Reset State


casey S=1 & R=1

when S=R=1, both the OLD's 9 & \$ toy to become 1 which is must allowed, thurstone S=R=1 condition is prohibilited

- =) The S-R latech is also called R-5 latch or S-c (Set-clear) latch.
- -) If Enable 91P is considered, it is called Gated SRlatch inhual of enable, a clock input is considered.

ŧn.	s	R	Q ₀	Qn+	net State)
1	0	0	0	0	1
1	0	0	1	1 .	No change
1	0	1	0	0	1. Resetstate
1	0	1	1	D	, Kesel State
1	1	0	0	1	1
1	1	0	ı	1	set state
1	1	1	0	×	I unused state
1	1	1	J	×	Undetermined
0	×	×	0	0	stati
0	x	x	1	1	Nochange.







- -) Sand & snput will control the state of the sliptlop only when the clock is high or
- These types of flip flops are called level triggered flip flops. when the clock is high edge triggered.
- =) The sequential cits controlled by clock are called synchrophous sequential civilis

CP	3	R	Qn	anti	State
1	0	0	0	0	2
1	0	0	1	1	& Nochang
1	0	1	0	0	1 DOGET
1	0	1	1	0] Reset
1	1	0	0	,	2 set state
1	1	O	1	1 .] Zives
1	1	1	0	×	1 Inclotemined
1	- 1	1	1	× 1) coverentimined

D. Flip Flop








CIK	D	Ont1
1	0	0
1	1	1
0	×	Dn

is called Delay flip flop.



7	K	On	S	R	On+1
0	0	0	0	0	070
0	0	1	0	0	13 8
0	1	0	0	0	070
)	1	1	0	1	0 60
	0	O	1	0	10
t	0	1	0	0	1 81
1	1	0	1	0	17+
1	1	1	0	,	0 0

tig(c): Teuth table

J	K	Pn+1
0	0	
0	1	@ ₀
1	0	1
1	1	On .


* Here the flipflop our edge triggered, so there are positive edge triggering.

A negative edge triggored flip flop & positive (J-K) FF operallis in same way except that the change of state takes place only at the edge of the clock pulse. In J-K flip flop, the excitation J=K=1 If the width of the Clock pulse to is too long, the state of the flip flop will keep on changing of som o to 1,100,000, and so on and at the end of clock pulse, its state will be uncertain. This phenomenon by called pace around conclition.

to < st < T -> To avoid each around condition

-> It is only a theoritical approach but in practical not possible (: st is small (ns), we can't put to very small (ps) in practical).

Master Slave JK Plip Plop



-fig(a): Logic diagram of master stave J-k fliptlop.

- when clock = positive edge = master - enable slave - disable

when J=k=1, Assume Qs(present state)=0, Qs=1
masters works when elk=ITL

(i) for MANDING = 91p's are => J=1

OIP is Q=0

· for MAND m, => 91P is zero 01P = 1

HOS NANDY as $Q_S=0 \Rightarrow 01P=1$ 401 NAND $m_2 \Rightarrow 91PS$ $Q_m=1 \Rightarrow Q_m=0$ Shave works when Ollic = II = Ollic = Ol

COUNTERS

A counter is a sugister which counte the number of clock pulses avoiving at clock sopul.

> The counter is inviernented by one with auxival of each clock pulse

> The n-bit binary counter has n-flip-flops and it has 20 distinct states of output.

or example . 2 bit binary counter


> no of flip flops = 2 No. of states = 2 = 4 distinct state ije 00, 01, 10,11


n-bit counter

positive edge biggered

n-bit counter

Negative edge triggered n-bit-counter.





The binary counter can count upto a maximum of 27-1

Charatteristice of counters.

② Single or multi-mode operation

> A counter is said to be single mode if the only
enternal enputs are clock and clear and the outputs

exe the states of flip flop outputs.

ex: Binary up counter and Binary down counter.

Multi-mode: A single-mode counter with some external

Input control added to it is multimode counter.

en: Goldown Counter -

- @ Number of Output bils
- 3 modulus of counter.

Dyjenences between synchronous and Acynchronous sequentialants.

Syndronous Sequential CKE	Asynchronous Sequential ett.
⇒ memory elements are clocked flipflops	-) Memory elements are dether unclocked PFs on Homeodologyelement
can effect memory elements upon activation of dock eignal	charge in input signal con affect manary elements at any instant of time.
delay	-) Operation faster than synchronize circuits because due to absence of clock. -) More difficult to design.

Kegister - A group of flip-flops can be used to store a word, which is called register.

Need for Register:

(i) Registers are used to store the binary information temporosily in digital system.

(i) They helps in understanding the operation of digital


computers and microprocessors.

(iii) They build an important link between main digital systems and inputs, output channels and mitroprocessors


Shift Kegisters:


- · The binary information (data) in a register can be moved from stage to stage within the register or into or out of the register upon application of clock pulses. This type of bit movement or shifting is essential for Certain arithmetic and logic operations used in Microprocessors. This gives rise to group of registers Called "shift register"
- · They are very important in applications involving the storage and transfer of data in a digital system.

 Symbolic Representation of Shift register operations:




6) Serial shift right, the nout






In the above figure four D-type flipflops namely D-FF1, D-FF2, D-FF3 and D-FF4 are used form a 4-bit Sevial-in-sevial-out Shift register. Initially, all flipflops are cleared and data is entered sevially bit by bit from left most flipflop i.e., from D-FF4. When the clock pulse is applied, the content of the register is shifted by one position to the right. In the Same way for each clock pulse data moves to the next flipflop by one position and sevial output is obtained at the right most flipflop i-e, D-FF after four clock pulses.


The serial-in-serial-out operations for data input "1001" is illustrated in the below figure.



Serial - in - Parallel- out (SIPO) shift Register:



In the above figure, 4-D flipflops namely D-FF1, D-FF2, D-FF3 and D-FF4 are used to form a 4-bit Sexial-in, parallel-out register. Initially, all the flipflops are Cleared by applying active low signal on clear. Once, the flip-flops are cleared, clock signal is applied and the data is entered derially from left most D-flipflop (i-e, from D-FF1). After each clock pulse, one data bit is obtained at each output of the flipflop. Thus, the complete sexial input is obtained purallely at each stage of output after four clock pulses. The sexial-in-parallel-out shift register operation of "lolo" sexial-in-parallel-out shift register




In this type, the bits are entered in parallelie, Simultaneously into beir respective stages on parallel lines. The above figure illustrates a four-bit parallel in sexial out register. There are four input lines A3, A2, A, A0 for entering data in parallel into the register. SHIFT/LOAD is the control input which allows shift or loading data operation of the register. When SHIFT/LOAD is low, gates G1, G2, G3 are enabled, allowing each input data but to be applied to D input of its respective flip flop. When a clock pulse is applied, the flip-flops with 0=1 will SET and those with D=0 will RESET. All four bits are Stored Simultaneously. When SHIFT/LOAD is high, gates a, b, b, b, are disabled and gates Gy, 45, 46 are enabled - This allows the data bits to shift right from one stage to the next. The OR gates at the D-inputs of the flip-flops allow either the parallel data entry operation or

Shift operation, depending on which AND gater are enabled by the level on the SHIFT/LOAD input.

Parallel In Parallel Out (PIPO) Shift Register

· In parallel in parallel out register, there is Simultaneous entry of data bits and the bits appear on parallel outpust simultaneously.




03

Porallel data outputs

Bi-directional Shift Register:

· This type of shift register allow shifting of data either to the left or to the right side. It can be implemented by using logic gate circuitry that enables the transfer of data from one stage enables the transfer of data from one stage to the next stage to the right or to the left, depending on the level of a control line.

21



. The RIGHT/LEFT is the control input signal which allows data shifting either towards right or towards left.

· A high on this line enables the shifting of data towards right and a low enables it towards left

when RIGHT/LEFT Signal B high, gates G1, G2, G3, G4 are enabled.


· The state of the Q output of each flip-flop is possed through the D input of the following flip-flop.

· When a clock pulse arriver, the data are shifted one place to the right.

· When the RIGHT/LEFT Signal is low, gates 45, 4, 4, 48 are enabled.

. The Q output of each flip-flop is possed through the D input of the preceding flip-flop.

when clock pulse arriver, the data are shifted one place to the left.



- when parallel load capability is added to the shift register, the data entered in parallel can be taken out in Serial fashion by shifting the data stored in the register. Such a register is called bidirectional shift register with parallel load.
- As shown in the figure, the D input of each flip-flop has three sources: Output of left adjacent flip-flop, output of right adjacent flip-flop, and parallel input. Out of these three sources one source is selected at a time and it is done with the help of decoder. The decoder select lines (Si, and Sio) select the one source out of three as shown in Table.

· when select lines are 00 (ie., St, = 0 and Sto = 0)

data from the parallel inputs is loaded into 4-bit
register.

· When select lines are 01 (i.e., SLg=0 and SLo=1)

when select lines are 01 (i.e., SLg=0 and SLo=1)


data within the register B shifted 1-bit left.

· When select lines are 10 (ie., SL1=1 and SL0=0) data willin the register is Shifted 1-bit right.

SLI	SLO	Selected Source
0	0	parallel input
0	1	output of right adjacent fr
1	0	output of left adjacent FF
1	1	_

Universal Shift Register:

- · If the register has both shifts (right shift and left shift) and parallel load capabilities, it is referred as Universal Shift register.
- · It consists of four flip-flops and four multiplexers.
- · The four multiplexers have two common selection inputs S, and So and they select appropriate input for D flip-flop.



· The table slows the register operation depending on the selection inputs of multiplexers.

Mo	de control	Register	
S,	٥٥	operation	
0	0	No change	
0	1	Shift right	
1	0	Shift left	
1	1	Parallel load	

- when S, So = 00, input 0 is selected and the present value of the register is applied to the D inputs of the flip-flops. This results no change in the register value.
- · when Siso = 01, input 1 is selected and circuit connections are such that it operates as a right shift register.
- · When S,So=10, input 2 is selected and circuit connections are such that it operates as a left shift applister.
- · Finally. When Siso=11, the binary information on the parallel input lines o is transferred into the register simultaneously and it is parallel load operation.

Introduction :-

A counter is a sequential machine that produces a specified count sequence. The count changes when ever the input clock is asserted.

Design of Counters :

A sequential circuit that goes through a prescribed sequence of slater upon the application of input pulses is called a counter. The input pulses, called count pulses, may be clock pulses. Counters are found in almost all equipment containing digital logic.


* They are used for counting the number of occurences of an even and are useful for generaling timing sequences to control operation in a digital system.

* A counter that follows the binary sequence is called a binary counter.

An n-bit binary countains of n-flip-flops and can count in binary form

Oto 2^-1.

* I counter to first described by a state digram, which is should for the sequence of states through which the counter advance when it is clocked. The above diagram shows the 3-bit binary counter.



State diagram of a 3-bit binary counter.

The circuit has no inputs other than the clock pulse and no outputs other than its internal state (outputs are taken off each flip-flop in the count


The next state of the counter depends entirely on its present state, an the state transition occurs every time the clock pulse occurs.

Pre	sent s	tate	Nev	+ sta	te
492	Q,	ø.	φ,	٩,	
0	0	0	0	0	1
0	0	1	ð	1	D
0	1	0	0	1	1
0	1	1	1	0	0
1	0	O	1	0	1
t	0	1	1	- 1	0
1	- t	0	t	t	. 1
1	. 1	t	0	0	0

Since there are eight states, the number of blip-flops required would be three. Now we want to implement the counter diagram using Jk flip-flops. Next step is to develop an excitation table from the stable table.

Output State Present state 02 (1, 00		ite	Hert state		-flip -flop impe		
			9 0, 00	W201000	J, Ł,	Jot,	
0		0	0 0 1	OX	OX	1x	
0	0	4	0 1 0	OX	lx	×1	
0	1	0	0 1 1	Ox	×O	lx	
0	ι	1	100	l×	×I	×I	
1	0	0	101	×O	OX	b	
ţ	0	t	1 10	KO	1x	×į	
t	t	٥	1 1 1	×O	70	lx	
t	t	ţ	0 0 0	× 1	×I	XI	

Now transfer the JK states of the blip-flop inputs from the excitation table to barraugh maps to derive a simplified boolean expression for each flip-flop input. This is shown below.




The is in the learnaugh maps are grouped with "don't cares" and the dollowing expressions for the Jand & inputs of each flip-flop are obtained.

$$J_0 = k_0 = 1$$


$$J_1 = k_1 = Q_0$$

$$J_2 = k_2 = Q_1 * Q_0$$

The dinal step is to implement the combinational logic from the equations and connect the disp-flops to form the sequential circuit. The complete logic of a 3-bit bitary counter is shown below.



Bidirectional Counters (00) Up Down Counters




As well as wunting "up" from zero and increasing or incrementing to some preset value, it is some times necessary to wount down "from a productermined value to sero allowing us to produce an output that activates when the zero count or some other pre-set value is reached.


I This type of wunter is normally referred to as a Down Counter. In a binary or BCD down counter, the count decreases by one for each external alock pulse from preset value.

- H 4- bit bihary up or down counters which have an additional input pln to select atther the up or down count mode.

4- Br Count Down Counter:




In the 4-bit counter above the output of each flip-blop changer state on the falling edge of the CLK input which is triggered by the B output of the previous flip-flop, rather than by the O output as in the up counter configuration.



The circuit above is of a simple 3-bit up down synchronout counter using Ik tip-thops configured to oberate as toggle or T-type thip-thop. giving a maximum count of zero (000) to seven(111) and back to get again.

or downwards in reverse sequence (416,5,4,3,2,1,6).

- A good dirst throught for making counters that can count higher is to chain divide by - 2 counters. We can feed the q out of on flop into the clk of the next stage. The result books like the



The sipple counter to easy to understand fach stage act as a thirde-by-acounter on the previous stage's signal. The of out of each stage acts as both an output bit, and or the clock signal for the next stage.

40. TIMENTANA 40. TIMENTANA 41. TI I he can chain as many sipple counters together as wellite. A three bit-nipple counter will excent 28=8 numbers, and an n-bit sipple counter will want 29 numbers.

The propagation delay does not only slow down the counter, but it actually introduces errors into the system. There errors increase as we add additional stages to the ripple counter.

The 555 Times Introductions Signetic Comporation Introduced the device SEINE 555 Ic Pm Parly 19705 Apple cuttons of 555 Tromes &- It can be used as 1. Monostable & Astable multivibrators 2. DC - DC Converters 3. Digital logic probes 4. Waveform generators 5. Analog frequency meters 6. Tacho meters 7. Temperaturo measurement and control 8. Informe oned toransomitter 9. Busiglar 16. Toxic gas alarm 11. Voltage Regulat By 13. In many high stable time delay oscillators. 1. The 555 Ps as monolithic times which can be used to produce accurate and highly stable time delays 81 axillus 2. It can be used to produce timedelay of few mi-Cono secondo to several hours. 9. It has two basic operating modes: Monostable & Ashab 4. It is available in three packages: 8-pin metal Can, 8-Pin Dip and 14-Pin DIP. Where IC 556 Contra tion 565 timers.

Scanned with CamScanner

4. It can operate with supply voltage 4.5 V to 18 V. 5. Sourcing and Sinking out put Currents 200mA 6 CMOS IC'S Can operate coith 2v to 18v and Current Sinking and Sourcing capabilities 100mm and 10mm 7. It has very high temperature stability, designed to operate in the temperature mange of -55cto 128c 8. Its output 9s Compatible with TTL, CHOS and Op-Amp Circuits. Functional Diagram:-This device Ps available with 8-pin 9 Voice 3+VCC GROUNDI Companal 31 团 DISCHARGE IC TRIGGERS 555 ZITHRESHOLD OUTPUT 13 I CONTROL RESET Toug Pront: - Ground All voltages are measured with prespect to the terminal. Pin 2:- Tougger output of times depends on the amplitude of the external torigger pulse applied to this pin. Output is low if the voltage at this pin is greater than 2 Vec, when a negative going Pulse of amplitude larger than & Vec, the comparation & output goes to low, which inturn switches the times High. output orenewins high as long as the torigges terrain is held at a low Voltage.

Output of the time available ast this Pin. Pina: Output terminal: There are two ways to connect the load. Newly 1 Either between pm3 and ground pin (1) -> Off 1 2. Either between pins and Supply Pin (8) .- On but

To disable the timer a negative pulse is applied Piny & Reset teaminal &to this pin due to which it is neferenced to ous

If this pen is not used for muset pumpose, it shall be connected to +VCC to avoid any possibility of fale trigger ing.

Pin 50 Control Voltage Terminal 8-

It is used to Control the threshold and trigger levels. An External voltage on a fot Connected to this pin determines the pulse width of the output waveform.

The External voltage applied to this pin Can also be used to modulate the output waveform.

If this Pin 95 not used, it should be connected to genound through a 0.014F to avoid any noise problem

Pin 6 : There shold Temmenal :-

This is the non-inverting input terminal of Comparator 1, which compares the voltage applied to this terminal with a preference voltage of + 2 Vcc.

Amplitude of voltage applied to this teaminal is nesponsible for the set of flip-flop.

Pin 7 : Discharge terminal:

This pin is connected internally to the collector of toransportion and a Capaceta is connected between this terminal and ground known as

If the townsiston saturated, the capacitor discharges through the toransista.

When the toransister is aloft, the capacito changes at a nate determined by external negister and Capaceton

Pins: Supply Teaminal 8-

A supply voltage of +5 v to +18 v is applied to this term-Inal with onespect to ground.

Basics of 555 Timer: -

It Consists of a prelaxation oscellator, two Comparators, an RS-Flip-Flop and a discharge Carparcitosi.

RS-Flip Flop :-

A pain of conoss- coupled tononsistors, Each Collector doning the opposite bax through oresistance RB

One townsistor is saturate cohilette other PS Cutoff.

Saturated bransister Collecter voltage is zero

Cut off tomusiston collector voltage is + vcc.

This high voltage produces enough base Current to keep tonameiston Q, im saturation

There is no base derive for toronsistor of and orgoes in to autoff.

Depending on which towns 1 stor is saturated, the a output, is esther low on high:

By adding more Components to the circuit an R-S flip-top es obtained.

R-S flip-flop PS a circuit that am Set the Output
to high on neset 1t Low.


A Complementary output is available from the Collett of the
Other teransister
Other Other
Str.

Str.

Symbol

circuit Diagram

Basic Times Crait:



Scanned with CamScanner

Assume output of flip-flop Q is high, the transista saturated and the apacitor voltage clarged to zono on ground since the capacita C 45 shouted and Cannot Charop

- Non Inverting Imput voltage of the comparator 95 sufferred to as threshold voltage.

-) While the Investing Emput voltage is enferred as Control

-) If the Rs flip flop set, the saturated transister holds the thoreshold voltage at zero. Thus Contonol voltage is fixed at = VCa (5kexloke) 100 xVce = = vce

-) If a high voltage applied to the R imput, that meets the flip-flop, Output a goes low and the toronsist of is

-> Now Capaciton starts to Charge be tareshold voltage

-> Hence . toe - 0 /P of the Comparator then goes high, forces the R-s flips flop to set


The high output saturates the tomase ASI and quickly discharges the Capacital.

Block diagram of 555 Timer 8-

two Comparators, An RSHIP-Stap It Consists Of two tonousistous.

Resistive network Consists of three equal susistors and act as a voltage deveder.

Scanned with CamScanner



the output state of the flip-flop.

Scanned with CamScanner

Saturated transistor provides a discharge both to a Compacitor Connected externally.

A pulse is applied to anothe Base of transistor A pulse is applied to anothe Base of transistor super super times to the whole times to the spective on the super super the whole times to the super times to the super super the super super times of the super super times to the super super times to the super sup

Comparator I has a threshold input and a contaul

In most of the applications, the control input is not used as that the control voltage equal to $+\frac{2}{3}VCC$ Output of this Comparator is applied to Set imput. Whenever the threshold voltage greater than Control Willyo, Comparator will set the flip-flop, Saturates the transitor which discharge the Capacitor.

To change the output of flip-flop to low, the Voltage at the tongger in put must fall below of Vcc then comparated 2 toningers the flip-flop turn of the discharge tonasister and pources the capaciter. The discharge tonasister and pources the power complifies to together at any course the power complifies to together at any course the flop to output low.


555 Troner As An Astable multivibrators

An Astable multi is a force orunning multivibrator is a orectangular warp generator.

It doesnot orequire any external brigger sisol.

to Change the state of output hence the name

face - orunning



→ Pin 1 15 grounded.

→ Torizges input 1s supplied to pin 2

→ The output of this pin Rs keept In quie scont

→ The output of this pin Rs keept In quie scont

Condition of output fithis input is kept out tVCC

Condition of output fithis input is kept output state

→ To obtain a toronsistion from stable output state

→ To obtain a toronsistion from pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

to Quasistable state, a negative going pulse of nesson

01

PM 5 is grounded through a 0.0147 to pin 7.

A sesistor RA is connected between Pin 6 is

Shooted to pin 7.

A snesistor RA is connected between Pin 6 and 8.

A snesistor RA is connected between Pin 6 and 8.

PPM 7 PS X as discharge capacets

Pin 8 is connected to supply Vcc.

Mono Stable Operation:-

Intially, the output at ping is low, the circuit in a stable state, the topacital is an and the Copacital C is shooted to ground.


When a negative pulse is applied to ping, the.

When a negative pulse is applied to pine, the training of the property falls below to VCC, the output of Comparator goes high which messely the flex-flox and consequently the transister turns off and the and consequently the transister turns off and the at prins goestish to Direct trains of the output from goes high this is the transistion of the output from goes high this is the transistion of the output from goes high this is the transistion of the output from goes high this is the transistion of the output from goes high this is the transistion of the output from goes high this is the transistion of the output from goes high this is the transistion of the output from goes high the quasi stable state.

-) As the discharge transister is cutoff, the apacital begins to charge towards tree through a gregistance RA with a time Constant RAC.

If the incommon corporation voltage greates than 2 vcc: the Olp of comparator I goes high, which sets the flip-flop. The townsister goes to sahodom Sets the flip-flop. The townsister goes to sahodom there by discharging the capacitér and the times there by discharging the capacitér and the times of goes low. They the output meturns back to state state state.

Output of MMU memorines low until a tenigger pulse is applied. Than the Cycle repeats.



The time desing which the timer output Bremains high $t_p = 1.0986 \, \text{RAC}$

Voltage acous tee Capacitor at any constant during

charging period (1- E HRAC)

 $Vc = \frac{2}{3} Vcc$ in the above equation we get the time taken by the capacitor to charge from 0 to $+\frac{2}{3} Vcc$

2 y/c = y/c (1- = +/RAC).


e-t/RAC, = 1/2 - 3 = 3

e t/rar = \$3.00

In e t/RAC = 3-

to due = ln3 = = 1.0986

Schmitt Tougger Design Using 555 Timeri-



any kind of periodically changing A C Signal wants.

to a square wave Signal of pulse wave signal.

It is also known as Squaring Circult. Since 9ks
Output is always a. Square come Signal.

It is a fast operating voltage level detects.

When Plp voltage suises above on falls below the upper threshold voltage or lower threshold voltage or lower threshold voltage prespectively, the output Signal marbidly change from High to Low and vice versa.

through a coupling capacital and apris taken from the pin no. 3.

Pin 4 & pin 8 are shorted and Connected to + Vcc.

Here the two internal Comparator inputs like noninverting of comparator 1 i.e, threshold input and
inverting input of Comparator 2 i.e, Toringer imput
imput and
inverting input of Comparator 2 i.e, Toringer imput
are tied together and externally biased at Vcc.

are tied together and externally biased at Vcc.

Using the external presistors RALB

RA is connected between ping and +Vcc., Rais Comnete between pin 2 & ground.

Pin 5 is grounded through 0.014F Capacita to avoid noise problems.

Working &

The Propert Simsoidal voltagespis applied Commonly to Pin6 & 2 through a Capacita.

The tapacitor c is used for isolation of input Acsignal & Dc Signal Por the circuit.

The internal Comparator 1 Changes its output at 2 Vec and Comparator 2 changes its output at 1 Vec

The bias provided by RARB which is _vcc lies between these two threshold voltage levels.

Therefore the smpet sinu soldal wave signal of sufficient amplitude i.e, magnitude must be larger than (= Verth) i.e, to Vec, exceeding the threshold levels, makes the internal flip-flop to alternately set theyer.

Scanned with CamScanner

The final output of IC 555 times alternately Switches between high state 4 Low state.

Thus the Square wave signal is produced at the Output of timer.

The frequency of output square wave signall will be as same the imput sinewave signal.

- -) As the 1/p signal conosses = vce voltageletho output switches forom high to low level autom whom Plp sine wave signal falls below the 1 Year wolfage level, the Olp switches from Low to high
- -> So At 23 Voc the olp Switches from high to lowether and at if Vce the OIP Switches forom Low to higher This is periodically one peaked so the 9/p smewne Stynal is Converted into Square wave Signal at op Of Schmitt Tongger.
- > It is a graph of ole voltge Vensos IIP voltage Vin.
- Hysterisis is caused due to two threshold voltage levels

The output touggering tound are Hysteresis Curve

defined as the two distinct values of imput signal noltage at which the output changes the state to

- -> The Upper Torip point / Toringgering point = 2 Vec.
- when the I/p signal exceeds UTP 1-e 3 Vce, Olp signal switches from high voltage level to low voltage leve
- -> The olp memains in low state until the imput Signal falls below the LTP = 1 Vcc.
- -> The difference between the tonisgering point is the Hysterisis voltage 81 the languing of lower threshold voltage is known as Hysterisis
- -) It is given as VH = UTP-LTP

= 2 Vcc - 1 Vcc

= 1 Vcc volt

VH is the dead zone of the Schmitt Tologer antasey of long long as the Plp Signal within the Dange of hydration (360 vice) of schmitt Tologer will not change, where the Plp Signal goes Pon dead zone the olp of schmitt tologer switches from high to Low the olp of schmitt tologer switches from high to Low state and Lowstate to high state.

This hysteresis is desirable in Schmitt Tologer book by prevent quoise signal from Causing false voriggering.