Name of the Experciments quite Interminaged

Design and Implementation of 4-bit Parallel Binary Adders.

For designing half & full adder

- For designing and implementing 4-bit parcallel binary adder using 10-74283.


Required Components and Equipments:


-> IC- 74283 (4-bit binary adderc)

-0AT - 700 (Portable Analog/Digital Laboratory)

Experimental Setup straminaged and to small

Design and Japplementation of 4 bit Parallel





p. 1. g.

Results and Discussions:

	Haff			
	z	y	C	5
	0	0	0	0
	0	1	0	1
•		0	0	1
-	1		1	0

Equation;
$$S = \varkappa \oplus Y$$

$$C = \varkappa y$$

This half adder is able to add two single binary digits and provide an output and a carry value. One AND gate and one XOR gate is needed to create the circuit of half adder.

Full Adders:-

X	y	Z	С	5				
0	0	0	0	0				
0	0	1	0	1				
0	1	0	0	1				
0	1	1	1	0				
1	0 .	0	Ô	1				
1	0	1	1	0				
1	1	0	1	0				
1	1	1	1	1				

Equation :

A full adders is a combinational circuit that forms—the arithmetic sum of there input bits. It comints of three inputs and two outputs.

Two of the input variables are denoted by and y; represent the two significant bits to be added.

The third input 'z' represents the carry of the prævious lower significant position.

5 -> gives the value of the least significant sum.

c - gives the output carry.

A	B	Cin	Sum	1 C	
0000	00110011	0-0-0-0-	00-00-	0061611	Equation; 5;=x; \(\D y; \O ZG G+1=xy, +(x, \O y)) (1)

A binarry parallel adden is a digital function that produces the anithmetic sum of two binary numbers in panallel. It consists of fall adden connected in cascade, with the output canny from all one full adden connected to the imput of next tall adden.