

# Assignment-03

Submitted by : TASNIM RAHMAN MOUMITA

ID : 22301689


Course Code : CSE260

Course Title : Digital Logic Design

Section : 05

Date of Submission : 20.04.2025

Ans. to the Q. NO - 01




Answer to the Q. NO. - 02 (a)

(a) 16 : 1 mux (single)

Given,

$$F(A, B, C, D) = \Sigma(0, 1, 2, 7, 8, 10, 11, 13, 15)$$

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	$I_8$	$I_9$	$I_{10}$	$I_{11}$	$I_{12}$	$I_{13}$	$I_{14}$	$I_{15}$	$I_{16}$
$A'$	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
$A$																	
	$A'$	$A'$	$A'$	0	0	0	0	$A'$	$A'$	0	$A'$	$A'$	0	$A'$	0	$A'$	0




## Answer to the Q. NO-02(b)

(b) single 8:1 mux

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$A'$	(0)	(1)	(2)	3	4	5	6	(7)
$A$	(8)	9	(10)	(11)	12	(13)	14	(15)
	1	$A'$	1	$A$	0	$A$	0	1

Here,

$$A' + A = 1$$



[P.T.O.]



## Answer to the Q. NO - 03 (a)

(a) 4 x 16 decoder(s) only:

Here,

4 inputs

16 outputs


Given,  $F(A, B, C, D, E) = \sum (0, 1, 2, 7, 8, 10, 11, 13, 15, 18, 21, 24, 25)$

input = 5

$$\therefore \text{output} = 2^5 = 32$$


$\therefore$  we need to use two 4 x 16 decoders.

Implementation:



Answer to the Q. NO - 03 (b)

(b) 2x4 decoder(s) only:



[P.T.O.]

Given,

Ans. to the Q. NO - 04

$$F(A, B, C, D, E) = \Sigma (0, 2, 5, 8, 11, 15, 18, 19, 23, 26, 29)$$

exactly five  $3 \times 8$  decoders.

for 5 bit  $\rightarrow$  5 variables.

Here,

00000	$\rightarrow$ 0
00010	$\rightarrow$ 2
00101	$\rightarrow$ 5
01000	$\rightarrow$ 8
01011	$\rightarrow$ 11
01111	$\rightarrow$ 15
10010	$\rightarrow$ 18
10011	$\rightarrow$ 19
10111	$\rightarrow$ 23
11010	$\rightarrow$ 26
11101	$\rightarrow$ 29

<u>MSB</u>	<u>LSB</u>	
A	B	C
0	0	0
0	1	0
1	0	0
1	1	0

here,

$$\begin{array}{ccccc} 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ 16 & 8 & 4 & 2 & 1 \end{array}$$


We know,

$$C = 0 = \text{Ground}$$

Now, for using exactly five  $3 \times 8$  decoders,  
there will be 32 outputs that will enter in "OR Gate".

[P.T.O.]








Answer to the Q. NO - 05

Design Implementation of A (a 4 bit number)  
using a 4 bit parallel adder :



Ans. to the Q. NO-016

BCD to Excess-6 code converter using parallel adder:

