System Architecture

Cacao — EMG-Controlled Prosthetic Hand

The complete build, in pipeline order: skin to fingers

Audience: All MOVE teams
Revision: 3.0
Date: 02.11.2026
Project: Cacao
Reference: TI ADS1299 datasheet, SBAS499

Revision history

Rev	Date	Author	Summary
1.3	05.10.2026	Elias Asmus	ADS1299-4 EMG Front-End PCB Project Definition. Merged into this document as §4 and §5.
2.0	15.09.2026	Antonio Salas	Cacao System Architecture — firmware and hardware state. Superseded.
3.0	02.11.2026	Antonio Salas	Consolidation. Both documents above merged into one and re-ordered along the signal pipeline. Authority order replaced by a project summary. Purchase orders replaced by a material list with order status. Current AFE layout, actuation and mechanical state recorded, including the two open finger defects.
3.1	03.11.2026	Elias Asmus	Revised §4 and §10 for in-house assembly. Raised the battery low cutoff in §4.2 from 6.0 V to 6.6 V due to LDO limitation (see SBVS121E section 9.2.2). Closed the open item ``footprint for the DIN 42802 jack'' in §11.1. Removed the statement on separate motor battery pack from §7.3 (undecided; unlikely to be adopted). Scoped the signal-processing values in §6.1 to 1 kSPS.

Contents

1. Summary 4

1.1 Where each subsystem stands 4

1.2 What is next 4

2. System architecture 4

3. Stage 1 — Electrodes and skin interface 5

3.1 Placement and preparation 5

3.2 Known limits of this electrode choice 6

4. Stage 2 — AFE board (ADS1299-4) 6

4.1 Device configuration 6

4.2 Power — Scheme A, unipolar 6

4.3 Decoupling 8

4.4 Reference and clock 8

4.5 Bias drive (driven-reference / DRL) 8

4.6 Electrode input network 9

4.7 Layout and stack-up 9

4.8 Fabrication 9

5. Stage 3 — AFE to Nucleo interface 10

5.1 Power-order hazard 10

5.2 Isolation status 11

6. Stage 4 — Firmware 11

6.1 Signal processing — confirmed correct for 1kSPS 11

6.2 Intent detection 12

6.3 Protected code 12

7. Stage 5 — Motor control and actuation 12

7.1 Hardware 12

7.2 Driver wiring and pin map 13

7.3 Motor power — separate from the AFE 14

7.4 Position and limit feedback — the Stage 5 boundary 14

8. Stage 6 — Mechanical hand 15

8.1 Principle 15

8.2 Finger architecture 15

8.3 Tendon coupling — series elastic 16

8.4 Open defects 16

8.5 Build discipline 17

9. Bring-up and acceptance 17

9.1 Test and debug provisions 18

10. Material list 18

10.1 AFE board 18

10.2 AFE power 19

10.3 Control and actuation 19

10.4 Mechanical 19

10.5 Electrodes and consumables 20

11. Open items and working agreements 20

11.1 Open items 20

11.2 Working agreements 21

11.3 Document authority 21

1. Summary

Cacao is MOVE Prosthetics' myoelectric hand prototype. Surface EMG from two forearm muscles is amplified and digitised by an ADS1299-4 front-end, interpreted by an STM32H753ZI into an open/close intent, and executed by a DRV8838-driven gearmotor pulling a tendon through a 3D-printed hand.

The prototype is a development and teaching platform, not a certified medical device. Success means reliable signal-to-grip operation, reproducible by students.

1.1 Where each subsystem stands

Subsystem	Status
Electrodes and leads	Purchased, in use
AFE board (ADS1299-4)	Schematic complete in Altium; **layout in progress**; board to be ordered fully assembled
AFE power	Resolved: 6-cell NiMH AA pack, both rails generated on-board
Firmware stages 1–3	Complete, 19/19 tests passing
Firmware stage 4A	Started — HAL and ADS1299 driver skeleton, placeholders only
Firmware stages 4B, 5	Not started
Motors and driver	Motors spin under firmware control and follow the intent state
Magnetic encoder	**In progress**
Hand (palm, fingers)	Several iterations printed; **two defects open** — see §8.4

1.2 What is next

1. **Finish the AFE layout** and place the assembled-board order.
2. **Close the two mechanical defects** (§8.4).
3. **Finish the magnetic encoder**.
4. **Stage 4B — real SPI acquisition**, which is the gate to the first end-to-end muscle-driven grasp.

2. System architecture

Every stage below feeds the next. The sections of this document follow this order.

```
skin
  │  2 differential pairs + 1 driven bias  (5 electrodes)
  ▼
ADS1299-4PAGR                ← Cacao AFE carrier board (layout in progress)
  │  SPI + DRDY, over IDC ribbon ≤ 20 cm, signals + GND only
  ▼
STM32H753ZI  (NUCLEO-H753ZI)
  │
  ├─ acquisition   : DRDY EXTI → read frame → ring buffer → flag → return
```

```
├─ processing    : high-pass → rectify → moving average   (envelope.c)
├─ intent        : hysteresis + dwell state machine       (intent.c)
├─ motor control : stage 5, not yet written
│
├──► USB → laptop (Python live plot)
└──► DRV8838 → 100:1 gearmotor → GT2 spool → tendon → fingers
```

Two power domains, deliberately separate. The AFE runs from its own 6-cell NiMH pack and generates both its rails locally. The motor runs from its own supply. No supply rail crosses the ribbon in either direction, and Nucleo 3V3 never reaches the AFE header.

> **The architectural boundary that must not erode**
>
> `src/` algorithm code stays platform-independent and compiles unchanged on PC and STM32. All STM32 and ADS1299 code lives under `platform/stm32/`. Nothing hardware-specific enters `intent.c`.
>
> Position and limit feedback belong to motor control in Stage 5, not to intent detection. Intent answers *what does the user want*; motor control answers *can the hardware do it*.

3. Stage 1 — Electrodes and skin interface

Five electrodes in use: two differential pairs plus one shared driven bias.

Item	Specification
Electrodes	Kendall (Arbo) H124SG, Ø 24 mm, pre-gelled Ag/AgCl, snap stud
Count	5 — 2 channels × 2 + 1 bias
Channel 1	Flexor muscle, palm side of the forearm — signals *close*
Channel 2	Extensor muscle, back of the forearm — signals *open*
Bias	Single driven electrode, on a bony site (wrist or elbow)
Leads	Snap-to-DIN 1.5 mm touchproof, DIN 42802
Skin prep	Nuprep abrasive gel, then IPA 99.9 %, shave if needed

3.1 Placement and preparation

Each pair sits over the muscle belly, aligned along the fibre direction, roughly 20 mm centre to centre. Find the belly by palpation while the subject contracts, and mark it so placement repeats between sessions.

Why skin preparation matters more than it looks. Contact impedance dominates signal quality at this amplitude. Abrade with Nuprep until the skin is slightly pink, clean with IPA, let it dry fully, then press the electrode down at the edges. Three minutes of preparation outperforms any amount of downstream filtering.

> **The bias electrode is a driven output, never a ground**
> It is actively driven by the ADS1299 bias amplifier to cancel common-mode 50 Hz interference. Tying it to ground defeats the entire driven-bias circuit.

3.2 Known limits of this electrode choice

H124SG pads are ECG electrodes: larger than ideal for EMG, which increases crosstalk between adjacent forearm muscles, and their gel dries over a session, shifting the baseline. Both are accepted for V1. The electrode is a swappable module, so a smaller EMG-specific electrode is a drop-in upgrade later.

4. Stage 2 — AFE board (ADS1299-4)

Status: schematic complete in Altium, layout in progress. The board will be ordered unpopulated, with component assembly performed in-house by our electronics team. Authoritative reference for anything about the chip is the TI datasheet SBAS499; where it gives only a topology, the value below applies.

4.1 Device configuration

Item	Requirement
Part	ADS1299-4PAGR, TQFP-64, 0.5 mm pitch. Verify pin 1 against the datasheet
Channels	2 populated: IN1P/IN1N (flexor), IN2P/IN2N (extensor)
Unused inputs	IN3x, IN4x (pins 9–12) and pins 1–8 connect **directly to AVDD**, per SBAS499 §10.1.1. No input network, no ESD, no expansion footprints on these pins. Firmware powers channels 3 and 4 down (CH3SET/CH4SET: PDn = 1, MUXn = 001)
Exposed pad	None. The PAG package has no thermal pad
RESV1 (31), DAISY_IN (41)	Directly to DGND
GPIO1–4 (42, 44, 45, 46)	Each to DGND through ≥ 10 kΩ
BIASREF (60)	Directly to AVSS
SRB1 (17), SRB2 (18)	Floating
NC (27, 29), RESERVED (64)	Open, no net, No-ERC marker in the schematic

4.2 Power — Scheme A, unipolar

Both rails are generated on-board from a single 6-cell NiMH AA pack. **NiMH is confirmed as the battery chemistry.**

Rail	Value	Notes
AVDD / AVSS	+5.0 V / 0 V	Analog. Common-mode reference at mid-supply, set internally (BIASREF_INT). Must stay within 4.75–5.25 V

Rail	Value	Notes
DVDD	+3.3 V	Digital and SPI domain, matching Nucleo logic levels. Separate LDO fed from the pack — not cascaded off AVDD, not supplied by the Nucleo
VREF	4.5 V internal	See §4.4

Pack: 6× AA low-self-discharge NiMH (Eneloop class), 7.2 V nominal, operating window 6.6 V to 8.7 V. Off-board holder on a lead ≤ 15 cm, keyed connector, never mounted on the PCB. Charged externally in a per-slot smart charger, cells individually, never as a series pack. Board draw is roughly 10 mA, so runtime is not a design driver.

The board must survive 6× fresh alkaline AA (≈ 9.6 V) fitted by mistake. This is why both LDOs are rated Vin ≥ 16 V, and why common 5.5 V-max SOT-23 parts are excluded.

Input chain, in order

```
Pack → J_PWR → F1 (PTC) → SW1 → Q1 (rev-polarity) → C_BULK ─┬─ U1 → AVDD 5.0 V
                                                           └─ U2 → DVDD 3.3 V
```

Ref	Requirement
J_PWR	Keyed 2-pin (JST-XH or PH class), at the digital/SPI edge, away from the analog section
F1	Resettable PTC, ≈ 100 mA hold
SW1	Power switch, ≥ 500 mA
Q1	P-channel MOSFET reverse-polarity protection. Drain to battery +, source to load, gate to GND via **120 kΩ**. Vds ≥ 20 V and Vgs(max) ≥ 20 V required
C_BULK	47–100 µF at board entry, after Q1
U1 (AVDD)	TPS7A4901DGNT, adjustable, set to 5.0 V. 15.4 µVRMS (10 Hz–100 kHz)
U2 (DVDD)	TPS7A4901DGNT, set to 3.3 V — same part as U1 so both rails ramp together

Both regulators are star-connected at C_BULK and fed from the raw pack.

Hard rules for power

- The board runs from its own NiMH pack at all times. There is no bench-supply mode and no USB-powered mode.
- **No USB connector on the board.** A USB socket is a standing invitation to connect the electrode side to a mains-derived supply; the physical affordances must make the unsafe configuration impossible, not merely discouraged.
- No USB power bank: 5 V leaves zero headroom for the 5 V AVDD LDO, some banks shut off below ≈ 50–100 mA while this board draws ≈ 10 mA, and their boost noise would corrupt the noise-floor measurement.
- Never a mains-tied bench supply on the electrode side. A bench PSU's case is PE-bonded and has deliberate mains-to-output Y-capacitance.

- Both rails generated locally. No supply rail crosses the ribbon in either direction.

4.3 Decoupling

The single most important layout task, and the main reason this is a PCB and not a breadboard. Follows SBAS499 Figure 77.

Pin / net	Capacitor	Placement
AVDD → AVSS	1 µF	One per AVDD pin, hard against the pin, minimum loop area
AVDD1 → AVSS1	1 µF	Charge-pump pair at pins 54/53, vias straight to the planes
DVDD → DGND	1 µF	At the DVDD pin
Bulk	10 µF per domain	Near each rail's entry
VCAP1 (28) → AVSS	100 µF	**Tantalum or C0G, not X7R/X5R** — class-2 ceramics are piezoelectric and noise here degrades the internal reference. Polarised: mark + on silkscreen. ≥ 10 V. Test point
VCAP2 (30) → AVSS	1 µF	
VCAP3 (55) → AVSS	1 µF ‖ 100 nF	
VCAP4 (26) → AVSS	1 µF	
VREFP (24) → VREFN (25)	≥ 10 µF	

All ceramics X7R/C0G, low-ESR, on the same layer as the IC, directly at the pins.

4.4 Reference and clock

- Internal 4.5 V reference; set PD_REFBUF accordingly in firmware. VREFN tied to AVSS.
- Internal oscillator; no crystal on this board. CLKSEL is a two-state mode pin, so it connects to DVDD **through ≥ 10 kΩ, never directly** (SBAS499 pin note 1).

4.5 Bias drive (driven-reference / DRL)

The bias amplifier drives the single bias electrode to actively cancel common-mode mains interference. It is kept even though some commercial pods omit it, because passive electrodes on long leads in a bench environment benefit most from it.

Net	Requirement
BIASOUT	Two separate networks. **(a) Feedback at the chip:** RF ‖ CF from BIASOUT to BIASINV, **4.7 MΩ ‖ 1.5 nF**, CF C0G — sets the loop's gain and bandwidth. **(b) Series resistor RP** from BIASOUT to the bias connector, placed near the connector, limiting current into the subject
BIASIN	Unused, left floating
BIASINV	Carries feedback network (a). Not floated — the float-if-unused rule applies only when the bias amplifier is unused
BIAS_SENSx	No hardware. Channel contribution is selected in firmware (BIAS_SENSP / BIAS_SENSN)

Net	Requirement
Bias electrode	One for the whole system. **Do NOT tie to ground** — it is a driven output

4.6 Electrode input network

Item	Requirement
Connectors	**DIN 42802 1.5 mm touchproof male jacks** (shrouded pin), PCB-mount, at the board edge. 5 jacks. They mate with the female sockets on the electrode leads. Obtain the mechanical drawing before drawing the footprint
Pairing	Each channel's INxP / INxN jacks **adjacent**, so a pair's leads stay together and traces enter the chip as a tight differential pair
Input filter	**120 kΩ and 270 pF** on each input; **2× 270 kΩ** on the bias line
ESD	**Mandatory** on all analog signal inputs: TPD4E1B06DCKR
Routing	INxP/INxN as matched-length tight pairs, as short as possible, away from DVDD and all SPI traces. No digital traces crossing under the input network

Same values on P and N. Mismatch destroys CMRR, which is the entire mechanism by which the differential pair rejects mains interference.

4.7 Layout and stack-up

- **4-layer**, 1.6 mm FR-4, ENIG finish for the fine-pitch TQFP. Order: Signal (top) / GND / Power / Signal (bottom).
- **Single solid ground pour.** AVSS = DGND = GND. Do not create split-ground moats on a board this small.
- **Analog one side, digital the other**, with the chip as the boundary: analog input pins face the electrode connectors at the board edge, digital pins face the SPI header.
- No digital traces under the analog input network or under VREF.
- Power entry and both regulators grouped at the digital/SPI edge alongside J_PWR. No part of the battery input chain sits inside the analog region.
- Electrode connectors at one board edge, SPI header at the opposite edge, J_PWR at the SPI edge.
- At least 2 mounting holes, clear of the analog section.
- Silkscreen: every connector, every SPI header pin, IC pin 1, the power scheme, and at J_PWR print **6× NiMH AA ONLY — NO ALKALINE — NO USB** with polarity marked.

4.8 Fabrication

4-layer, 1.6 mm FR-4, ENIG. Confirm fab capability for 0.5 mm pitch (0.15 mm track/space is comfortable). Order a solder-paste stencil with the board. Boards from JLCPCB or Aisler, shipping to Munich. Reflow yield is high but not perfect and connector changes often force a respin, so a spare board is worth having.

5. Stage 3 — AFE to Nucleo interface

A single 0.1″ (2.54 mm) header carries the link over an IDC ribbon no longer than 20 cm. All digital I/O is in the DVDD = 3.3 V domain, matching the Nucleo directly.

Signal	Direction (vs ADS1299)	Purpose
SCLK	in	SPI clock from the STM32
DIN (MOSI)	in	SPI data to the ADS1299
DOUT (MISO)	out	SPI data from the ADS1299
CS	in	Chip select, active low
DRDY	out	Data-ready — to an STM32 EXTI pin. **Sample clocking is driven by this**
START	in	Start conversions, or by command
RESET	in	Hardware reset, active low
PWDN	in	Power-down, active low
GND	—	Common reference and return path. Multiple pins, interleaved

No DVDD pin on the header. DVDD is generated locally by U2. No supply rail crosses the ribbon in either direction.

Ribbon grounding. Return current follows the path of least inductance, which means it wants to flow next to its own signal. A single GND pin at one end creates a large loop for every SPI signal, radiating alongside microvolt-level electrode traces. Alternate signal and ground down the ribbon where pin count allows. **SCLK is the priority** — fastest edge, repeating deterministically at the sample rate — so place a GND pin immediately either side of it.

5.1 Power-order hazard

The Nucleo can drive SCLK, DIN, CS and RESET (and START/PWDN if they cross) at 3.3 V while this board is off. The ADS1299's digital inputs are diode-clamped to DVDD, and SBAS499 §7.1 limits that current to 10 mA. Two measures, both required:

1. **Firmware, primary protection.** The Nucleo keeps these pins as inputs, or drives them low, until the AFE is confirmed powered. SBAS499 §11.1 requires digital inputs to be low before and during power-up. Default SPI initialisation idles CS high, so this must be handled explicitly.
2. **Hardware, backup.** A series resistor of **≥ 330 Ω** on each of these lines, at the header. That holds clamp current below 10 mA, about 8–9 mA worst case into an unpowered DVDD. For comparison, 33 Ω allows roughly 80–90 mA and does **not** protect; 220–270 Ω still allows 10–14 mA. At about 30 pF of load, 330 Ω gives a time constant near 10 ns — check the edges at the chosen SCLK. A series resistor on DOUT is optional and serves signal integrity only.

> **Operating practice**
> Switch the AFE board on **before** the Nucleo.

5.2 Isolation status

The AFE board is **floating** — battery-powered and not referenced to protective earth. It is **not galvanically isolated**: the ribbon's shared ground bonds the electrode-side reference to Nucleo ground, and therefore to the host laptop's USB ground.

If the laptop's mains charger is connected, the electrode side becomes earth-referenced. That both degrades 50 Hz common-mode rejection and removes the safety benefit of running on battery.

> **Constraint for every test on a human subject**
> Until a digital isolator is fitted at the SPI barrier, the host laptop must run on its own battery with the charger **physically disconnected**. This is a known and accepted limitation of this revision, not an oversight. The isolator is tracked in §11.1.

6. Stage 4 — Firmware

Repository: github.com/antosalra/move-emg-firmware, branch `main`. Tests 19/19 passing under `gcc -Wall -Wextra -Wconversion -Wshadow`.

Stage	Scope	Status
1	Signal processing — ring buffer, envelope	Complete
2	Intent detection + calibration	Complete
3	Embedded-safe C	Complete
4A	STM32 HAL + ADS1299 driver skeleton	Started — placeholders only
4B	Real SPI, ID read, acquisition	Not started
5	Motor control	Not started

6.1 Signal processing — confirmed correct for 1kSPS

Parameter	Value
Sample rate	1 kHz, `dt` = 1 ms
High-pass	`y[n] = alpha * (y[n-1] + x[n] - x[n-1])`, fc ≈ 20 Hz, **alpha = 0.8884**
Rectification	`sqrtf(y*y)` — retained as an explicit design preference
Moving average	100 samples ≈ 100 ms, group delay ≈ 50 ms
Ring buffer	256 samples (capacity, distinct from the 100-sample window)
ADS1299 sinc³ filter	−3 dB ≈ 262 Hz — compatible with the EMG band

The alpha value and the formula in envelope.c are correct. RC/(RC + dt) and 1/(1 + 2·pi·fc·dt) are algebraically identical, and both give 0.8883647883 at fc = 20 Hz, dt = 1 ms.

> **What the high-pass does not do**
>
> 20 Hz is below 50 Hz, so mains hum passes through it. Hum is handled by the driven bias and by CMRR. After rectification, residual hum smooths into a DC pedestal that raises the resting envelope baseline — which is why thresholds are measured, not assumed (§6.2).

6.2 Intent detection

States: `IDLE / CLOSING / HOLDING / OPENING`. Thresholds come from per-channel calibration, never hardcoded:

```
threshold = baseline + k * (mvc - baseline)
k_enter = 0.30    k_leave = 0.15
```

- **Calibration:** ≈ 3 s relaxed → baseline; ≈ 3 s firm contraction → MVC. Flexor and extensor calibrate separately and will give different numbers.
- Validation currently rejects only `mvc <= baseline`; no absolute floor chosen yet.
- **Hysteresis:** separate HI (enter) and LO (leave) thresholds, so noise smaller than the gap cannot flip the state.
- **Co-contraction** (both channels HIGH): hold the current state, treated as intentional.
- **Opening requires an active extensor contraction.** Relaxing the flexor does not open the hand — this is what lets the hand hold an object without sustained effort.
- **Dwell of 100 ms blocks leaving a state**, never the first response to a command, so it costs no first-response latency.

6.3 Protected code

Do not modify without asking:

```
uint16_t index = (rb->head + WINDOW_SIZE - 1 - age) % WINDOW_SIZE;
```

7. Stage 5 — Motor control and actuation

Status: the motors spin under firmware control and follow the intent state — `motor_apply()` drives CLOSING one way, OPENING the other, IDLE and HOLDING stopped. **The magnetic encoder is in progress.** Stage 5 proper (PWM speed control, limits, stall detection) is not yet written.

7.1 Hardware

Item	Part	Notes
Motor	Pololu #2214, Micro Metal Gearmotor 100:1 HP 6 V, extended shaft	1.7 kg·cm, 310 RPM
Driver	Pololu #2990, DRV8838 single brushed DC carrier	1.7 A continuous, 1.8 A peak

Item	Part	Notes
Encoder	Pololu #3081, Magnetic Encoder Pair Kit, 12 CPR	Solder pads, no JST SH crimping
Spool	GT2 12T aluminium pulley, 3.175 mm bore	Winds the tendon

7.2 Driver wiring and pin map

Verified on the bench and committed.

DRV8838	STM32	Arduino socket	CubeMX label
SLP	PB9	D14	`MOT_SLP`
EN	PD15	D9	`MOT_EN`
PH	PB8	D15	`MOT_PH`
VCC	Nucleo 3V3	—	Logic supply, 1.8–7 V
VIN (or VM)	Motor supply +	—	6.0 V, **never from the Nucleo**
GND	Nucleo GND **and** supply −	—	Shared ground, mandatory
OUT1 / OUT2	—	—	Motor terminals

Pins kept clear for the AFE: D11–D13 for SPI1, D10 for the ADS1299 chip select, D8 (PF3) for the extensor test wire.

Control logic

PHASE	ENABLE	SLEEP	Result
0	PWM	1	Forward at PWM %
1	PWM	1	Reverse at PWM %
X	0	1	**Brake** — outputs shorted to ground
X	X	0	**Coast** — outputs floating

PHASE and ENABLE have ≈ 100 kΩ internal pull-downs, so the motor is stopped at power-up. SLEEP is pulled high through 10 kΩ on the carrier, so the driver is awake by default — which is why SLP is driven from a Nucleo pin rather than tied to 3V3: before firmware runs, the driver stays asleep and the motor cannot twitch during reset or flashing.

The brake-versus-coast distinction is the lever for HOLDING: ENABLE = 0 brakes and holds, SLEEP = 0 lets go.

Prefer VIN over VM where the carrier offers both — VIN is reverse-protected and the protection costs nothing.


7.3 Motor power — separate from the AFE

Motor power never shares the AFE's NiMH pack. During bench work the motor runs from a lab supply.

> **Two rules for the bench supply**
>
> - **Use the current limit as a hardware safety net.** Set roughly 0.3–0.5 A before switching on. A free-running motor draws about 0.1 A, so this is ample to spin while limiting damage from a wiring fault. The stall current of these motors is close to the DRV8838's continuous rating, so an unprotected stall sits at the driver's limit.
> - **A lab supply is mains-tied.** It is fine for motor bring-up with no electrodes on a person, and must never be in the system while a human is connected to the electrode side.

7.4 Position and limit feedback — the Stage 5 boundary

V1 has no position feedback, so nothing tells OPENING when the hand is actually open. **This belongs to the motor-control layer, not to `intent.c`.** Intent reports what the user wants; motor control decides whether the hardware can deliver it and clamps when it cannot.



Planned arbitration, to be written in Stage 5:

Desired state	Hardware condition	Motor action
CLOSING	at closed limit	Stop — clamp
CLOSING	current above stall threshold	Stop — jam, or gripping firmly
OPENING	at open limit	Stop — clamp
OPENING	run-time exceeded	Stop — safety timeout
HOLDING	drivetrain backdrivable	Low duty to maintain tension
HOLDING	non-backdrivable	Motor off, gearbox holds
IDLE	any	Motor off

The clamp is a stop, not a state change — intent.c keeps reporting OPENING while the user contracts, and the motor layer simply refuses to execute it.

Stall detection matters more here than in a rigid hand. The series-elastic tendon coupling absorbs a jam, so a blocked tendon looks mechanically normal while the spring stretches. Software must catch what the mechanism hides. High current during CLOSING is genuinely ambiguous — firm grip or jam — so log current traces during bench testing before setting a threshold.

8. Stage 6 — Mechanical hand

Status: several iterations of the palm and fingers have been printed. Two defects are open and block a usable grasp — §8.4.

8.1 Principle

The hand is **underactuated**: one motor, one tendon per digit, more joints than actuators. When a phalanx meets the object it stops, and the same tendon pull redistributes to the next free joint, so the finger wraps until every link finds the surface. The object decides the final shape; no sensing and no code are involved.

This matches the control input exactly. The EMG chain produces one coarse intent, so one actuator is the right answer — dexterity that cannot be commanded is not worth building.

8.2 Finger architecture

Item	Specification
Phalanges	3 — proximal, middle, distal
Joints	3 — MCP, PIP, DIP, all driven by one tendon
Joint type	Clevis (fork and tongue), tongue proximal, fork distal, so phalanges chain
Pins	1.5–2 mm steel. **Never printed** — printed pins shear or wear oval
Tendon	Braided Dyneema, ≥ 200 N, palmar side, anchored at the fingertip
Moment arm	≈ 5 mm below each pin — the lever that turns pull into curl
Return	Dorsal elastic cord, one per digit
Guides	PTFE tube in the tendon channels


The tendon must pass on the palmar side of every joint axis. Routed through the pin, the moment arm is zero and nothing bends, however hard it is pulled.

Thumb: 2 phalanges, 2 driven joints, plus a manually set CMC opposition joint. Opposition angle is set by an **interchangeable indexed wedge** — a set of cylinders cut at different angles, keyed by a 12-sided polygon so it cannot rotate under load. This turns the opposition angle from a CAD guess into a bench experiment. Rotating a cut cylinder sweeps a cone, so cut angle sets how far off-axis the thumb points and rotation sets the direction; the two are not independent.

> **Thumb-to-finger check**
> Thumb tip and index tip should meet at roughly 60–70 % of full flexion, not at 100 %. Meeting only at maximum closure leaves no force margin, and any object thickness then pushes them apart.

8.3 Tendon coupling — series elastic

Each tendon joins a short, relatively stiff spring; all springs join a floating bar; the bar's centre is pulled by a single line wound on the motor spool.



The springs supply the degrees of freedom a rigid bar lacks: a bar has only two (translate, tilt) against five tendons, so springs let each digit sit at its own position. When a finger contacts the object and stops, continued pull stretches that spring, so its tension and grip force rise while the free fingers keep closing at gentle tension.

Cost: every millimetre a spring stretches is a millimetre that did not close a finger. Budget roughly 40 mm of tendon travel to close a finger plus about 20 mm of differential travel, so the motor needs around **60 mm of stroke** — about 1.6 turns on a 6 mm spool. **A standard 180° servo cannot deliver this**, which is why the design uses a geared DC motor.

Assemble the springs with light pretension. Slack springs create a dead zone where the motor turns and nothing moves.

8.4 Open defects

Two faults are confirmed on the printed iterations. Both must be closed before the hand is usable.


8.4.1 Defect 1 — the fingers do not close completely when the tendons are pulled

Diagnose in this order, isolating one variable at a time:

1. **Remove the dorsal elastic and pull by hand.** If the finger now closes fully, the return cord is too stiff and is simply outpulling the tendon. Swap to a thinner cord.
2. **Check for segment collision.** If a joint stops hard at part travel, the palmar relief is too shallow and the phalanges are meeting before they have folded. Deepen the palmar relief cut — this is the most likely cause, and it is what limits curl on equal-length phalanges in particular.
3. **Check tendon friction.** Pull the bare tendon through the channels with the finger disassembled. Rough or sharp channel mouths bind. Ream the channels and fillet the exits.
4. **Check the moment arm at each joint.** The tendon must stay palmar of every pin across the joint gap. If it rides up toward the pin at one joint, that joint receives almost no torque and will be the one that fails to close.

8.4.2 Defect 2 — the fingers overextend dorsally; a stopping mechanism is required

The fix is geometric and costs nothing in parts. The joint must be **asymmetric**: the palmar side is relieved so the phalanges can fold to about 90°, while the **dorsal faces stay flat so they butt against each other at 0°**. Those touching flats are the hard stop.



Add this dorsal flat to every joint in the current geometry. It also defines the finger's rest pose, so the hand sits straight when relaxed instead of flopping backward.

8.5 Build discipline

Print a **single test joint** — two short stubs with one clevis — before printing a whole finger, and tune the pin fit and the tongue-to-ear clearance on it. These two numbers are printer-specific, and getting them from a ten-minute coupon rather than a full finger is the difference between two iterations and five.

Thread the tendon **before** pinning the joints. Threading an assembled finger is miserable. Ream every hole and channel by hand after printing; FDM holes always come out undersize.

9. Bring-up and acceptance

The AFE board is considered working when it passes these steps **in order**. Each step isolates a different failure class; do not skip ahead.

0. **Power section, before anything else.** With the pack connected and the switch on, confirm VBAT at its test point matches the pack, and AVDD and DVDD are within tolerance. Confirm the reverse-polarity FET is passing — the drop across Q1 should be negligible. A 0.3–0.6 V drop means the body diode is conducting and the FET is oriented wrong. Capture AVDD and DVDD on two scope channels at switch-on and confirm they rise together.
1. **Power-on, no electrodes.** Verify AVDD, AVSS, DVDD and VREFP at their test points. Power LED on.
2. **SPI and device ID.** Wait for the device to settle before the first SPI transaction — with 100 µF on VCAP1 this can take longer than the 150 ms the spec quotes, so watch the VCAP1 test point — then issue RESET and read the ID register. Proves assembly, SPI and power together.
3. **Internal test signal.** Configure the channels to the internal square wave and capture it cleanly. Proves the full acquisition path digitally, independent of electrodes.
4. **Shorted-input noise floor.** Short the inputs internally, measure noise, compare against the datasheet tables. Confirms decoupling and supply quality.
5. **Real EMG.** Precondition: the host laptop runs on its own battery with the mains charger physically disconnected (§5.2). Connect electrodes and observe EMG on flex and relax of each muscle.

6. **Bias verification.** Record with the bias electrode connected and disconnected. 50 Hz hum should drop substantially with it connected. Confirms the DRL is wired correctly.

> **Step 2 is where boards get wrongly condemned**
> A premature ID read is a more common cause of failure at this step than an actual assembly fault. Rule out timing before reworking the TQFP.

9.1 Test and debug provisions

- **Test points on** VBAT (raw pack voltage, upstream of the regulators), AVDD, AVSS, DVDD, VREFP, VCAP1, BIASOUT, DRDY and GND. VBAT shows the pack sagging toward the 6.0 V cutoff before it appears as noise; VCAP1 shows when the device is ready for reset (> 1.1 V, step 2).
- **Power LED on DVDD**, high-efficiency type with a ≈ 1 kΩ series resistor (≈ 1 mA). A conventional 20 mA indicator would draw roughly twice the entire rest of the board.
- **Series resistors** on all Nucleo-driven lines, populated at ≥ 330 Ω, never 0 Ω.
- **Keep-out and probe access** around the IC.

10. Material list

✓ **= ordered or in hand.** ☐ **= not yet ordered.** Update the marker as items arrive.

10.1 AFE board

Item	Qty	Purpose	Status
ADS1299-4PAGR	2	AFE + spare. TQFP-64, MSL 3	✓
TPS7A4901DGNT	4	AVDD and DVDD LDOs, plus spares	✓
PCB fabrication, 4-layer, fully assembled	—	Ordered with every component populated. Includes stencil	☐
DIN 42802 1.5 mm touchproof male jacks, PCB-mount	5	Electrode inputs. Obtain the mechanical drawing before the footprint	☐
TPD4E1B06DCKR ESD arrays	—	Mandatory on all analog inputs	☐
Q1 P-channel MOSFET, Vds ≥ 20 V, Vgs(max) ≥ 20 V	—	Reverse-polarity protection	☐
F1 PTC fuse, ≈ 100 mA hold	—	Fault-current limit	☐
SW1 power switch, ≥ 500 mA	—	On/off	☐
Passives per §4.3, incl. VCAP1 100 µF tantalum	—	Decoupling. Part of the assembly BOM	☐
J_PWR keyed connector (JST-XH/PH) + housing and crimps	—	Battery input	☐

10.2 AFE power

Item	Qty	Purpose	Status
LSD NiMH AA cells (Eneloop class)	2 sets of 6	Board supply. NiMH confirmed as the chemistry	☐
6×AA battery holder, lead ≤ 15 cm	1	Off-board, never PCB-mounted	☐
Per-slot smart charger	1	Cells charged individually, never as a series pack	☐

10.3 Control and actuation

Item	Qty	Purpose	Status
NUCLEO-H753ZI	1	MCU board	✓
Micro Metal Gearmotor 100:1 HP 6 V, extended shaft (#2214)	2	Tendon winch	✓
Magnetic Encoder Pair Kit 12 CPR (#3081)	2 packs	4 boards for 2 motors	✓
DRV8838 carrier (#2990)	4	2 in use, 2 spare	✓
Motor bracket pair (#989)	2 packs	Bench mounting	✓
Jumper wires M/M, 40p	1	Bench only — not for the AFE link	✓
0603 resistor assortment, 45 values ±1 %	1	General	✓
33 Ω 1/2 W through-hole	100	General — note: 33 Ω does not protect the AFE inputs, ≥ 330 Ω is required	✓
2.54 mm header strips	112	General	✓
22 AWG silicone wire, 8 colours × 5 m	1	General	✓

10.4 Mechanical

Item	Qty	Purpose	Status
GT2 12T aluminium pulley, 3.175 mm bore	2	Tendon spool	✓
Braided Dyneema line, ≥ 200 N	1	Tendon	✓
PTFE tube 1 mm ID × 2 mm OD	2 m	Tendon guide	✓
PTFE tube 2 mm ID × 4 mm OD	4 m	Tendon guide	✓
Extension spring assortment, 100 pc / 25 sizes	1	Series-elastic differential — rate tuned empirically	✓
Elastic cord 1 mm × 10 m	1	Dorsal finger return	✓
Screw assortment M1.6–M3	1000	General	✓
Steel pin stock, 1.5 mm and 2.0 mm	≈ 1 m each	Joint pins. Never printed	☐

Item	Qty	Purpose	Status
Filament — PLA and PETG	as needed	PLA for iteration, PETG where load concentrates	☐

10.5 Electrodes and consumables

Item	Qty	Purpose	Status
H124SG Ag/AgCl electrodes	1 pack	5 in use per session, disposable	✓
Snap-to-DIN 1.5 mm touchproof leads	5 + spares	Electrode to board	✓
Nuprep skin prep gel	1	Abrasion before electrode placement	✓
IPA 99.9 %, 500 ml	1	Skin prep	✓
Alcohol swabs	200	Skin prep	✓
Lint-free cellulose pads	300	Skin prep	✓

Before placing the board order

Confirm the DIN 42802 jack is sourced and its footprint drawn. It is the one part on the board with no distributor substitute, and a wrong footprint forces a respin.

11. Open items and working agreements

11.1 Open items

#	Item	Blocks	Area
1	**AFE layout** — in progress. Routing, partitioning and fab rules.	The board order, and therefore Stage 4B	AFE
2	**Finger closure defect** — fingers do not close fully on tendon pull (§8.4.1)	A usable grasp	Mechanical
3	**Dorsal hard stop** — fingers overextend; flats must contact at 0° (§8.4.2)	A usable grasp	Mechanical
4	**Magnetic encoder** — in progress	Closed-loop motor control	Actuation
5	**SPI peripheral and EXTI pin** not chosen	Blocked on the AFE header pinout	Firmware
6	**DMA on DRDY vs interrupt-driven byte reads**	Pick whichever debugs more easily first	Firmware
7	**USB framing to the laptop**	Unconstrained by the AFE board	Firmware

#	Item	Blocks	Area
8	**Verify the OPENING → CLOSING transition** fires when the flexor goes HIGH before the extensor has fallen below its LO threshold. A direct-reversal test exists and passes; confirm it covers this case, since it is what a user produces when grabbing again immediately after releasing	Grasp reliability	Firmware
9	**Digital isolator at the SPI barrier** — deferred. On a future board revision, or on a ribbon interposer that leaves this board untouched	Removes the charger-disconnected constraint	AFE
10	**Absolute floor for calibration validation** — currently only mvc ≤ baseline is rejected	Robustness of intent detection	Firmware

11.2 Working agreements

1. `src/` stays platform-independent; all STM32 and ADS1299 code lives in `platform/stm32/`. Nothing hardware-specific enters `intent.c`.
2. Position and limit feedback belong to motor control in Stage 5, never to intent detection.
3. Do not change the protected ring-buffer index calculation (§6.3) without asking.
4. ISRs stay minimal — acquisition inside the ISR, processing outside it.
5. Deterministic, bounded execution; no dynamic memory without a reason.
6. Strict compiler warnings stay clean.
7. Add tests when algorithm behaviour changes.
8. Explain STM32 and ADS1299 concepts — this is a first STM32 project. Teach the concept before the driver code; no unexplained driver dumps.
9. Distinguish implemented / planned / optional / deferred / experimental.
10. Derive the schematic before ordering more parts.
11. Validate cheap before committing: a single printed test joint before a whole hand, a staged bring-up before trusting a board.
12. Thresholds and limits are measured on real hardware, never assumed. Every number in this document that came from reasoning rather than measurement is provisional until the bench confirms it.

11.3 Document authority

Where documents disagree: the TI datasheet SBAS499 wins on anything about the ADS1299; Pololu product pages win on the motor, encoder and driver; `Cacao_AFE_to_Nucleo_Interface_Notes.md` (Elias) wins on the board-to-Nucleo boundary; this document covers everything else.