Skip to content
Verilog code for VGA timing generator
Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
README.md
vga.v
vga1024x768x60.v
vga1440x900x60.v
vga1920x1080x60.v
vga640x480x60.v
vga640x480x75.v
vga800x600x60.v
vga_buffer.v

README.md

Verilog code library for VGA timing generator

Changelog

22 may 2019 - I inverted the meaning of signal BLANK and rename it to DE (data enable).

You can’t perform that action at this time.