## CSU22022 Computer Architecture I

## Prof. Michael Manzke

Assignment: Project Milestone Register File

## **Checklist**

30th October 2024

Version 2.0

All files must be submitted to Blackboard as individual files, no zip files. Submit only entities that are working and are fully tested. You must follow the entity order on the checklist. You cannot skip entities.

The entities must be programmed and tested in the following order. Please confirm by ticking all the boxes next the items that all required files are available on Blackboard and that the entity is fully working. You must print this checklist, tick the boxes, sign it, and submit it to Blackboard.

1	RF_Mux3_1Bit_XXXXXXXX.vhd	<b>/</b>
	RF_Mux3_1Bit_XXXXXXXX_TB.vhd	<b>/</b>
	RF_Mux3_1Bit_XXXXXXXX_SchematicXX.pdf	
	RF_Mux3_1Bit_XXXXXXXX_TDXX.png	<b>/</b>
	RF_Mux3_1Bit_XXXXXXXX_Doc.tex (can be any file format)	<b>/</b>
	Is working	<b>/</b>

	RF_Mux3_32Bit_XXXXXXXX.vhd	
	RF_Mux3_32Bit_XXXXXXXX_TB.vhd	
	RF_Mux3_32Bit_XXXXXXXX SchematicXX.pdf	<del></del>
	RF_Mux3_32Bit_XXXXXXXX_TDXX.png	
	RF_Mux3_32Bit_XXXXXXXX_Doc.tex (can be any file format)	<u>/</u>
	Is working	
	RF_Mux16_1Bit_XXXXXXXX.vhd	<b></b>
	RF_Mux16_1Bit_XXXXXXXX_TB.vhd	<b></b>
3	RF_Mux16_1Bit_XXXXXXXX_SchematicXX.pdf	
5	RF_Mux16_1Bit_XXXXXXXX_TDXX.png	<u> </u>
	RF_Mux16_1Bit_XXXXXXXX_Doc.tex (can be any file format)	<u> </u>
	Is working	
		·
	RF_Mux16_32Bit_XXXXXXXX.vhd	
	RF_Mux16_32Bit_XXXXXXXX_TB.vhd	
<b>/</b>	RF_Mux16_32Bit_XXXXXXXX_SchematicXX.pdf	
4	RF_Mux16_32Bit_XXXXXXXX_TDXX.png	
	RF_Mux16_32Bit_XXXXXXXX_Doc.tex (can be any file format)	
	Is working	<u> </u>
	DE M. 00 48'' MANAGAMA I I	
	RF_Mux32_1Bit_XXXXXXXX.vhd	
	RF_Mux32_1Bit_XXXXXXXX_TB.vhd	
	RF_Mux32_1Bit_XXXXXXXX_SchematicXX.pdf	
	RF_Mux32_1Bit_XXXXXXXX_TDXX.png	
	RF_Mux32_1Bit_XXXXXXXX_Doc.tex (can be any file format)	<u>/</u>
	Is working	
	RF_Mux32_32Bit_XXXXXXXX.vhd	
	RF_Mux32_32Bit_XXXXXXXX_TB.vhd	<u> </u>
	RF_Mux32_32Bit_XXXXXXXX_SchematicXX.pdf	
h	RF_Mux32_32Bit_XXXXXXXXX_TDXX.png	
	RF_Mux32_32Bit_XXXXXXXX_Doc.tex (can be any file format)	
	Is working	<u>v</u>
	15 WOTKING	V

	RF_DFlipFlop_XXXXXXXX.vhd	<u> </u>
	RF_DFlipFlop_XXXXXXXX_TB.vhd	<b>V</b>
	RF_DFlipFlop_XXXXXXXX_SchematicXX.pdf	<b>/</b>
	RF_DFlipFlop_XXXXXXXX_TDXX.png	<b>/</b>
	RF_DFlipFlop_XXXXXXXX_Doc.tex (can be any file format)	<b>\</b>
	Is working	<b>/</b>
	RF_Register32Bit_XXXXXXXX.vhd	<b>/</b>
	RF_Register32Bit_XXXXXXXX_TB.vhd	
O	RF_Register32Bit_XXXXXXXXX_SchematicXX.pdf	
A	RF_Register32Bit_XXXXXXXX_TDXX.png	
	RF_Register32Bit_XXXXXXXX_Doc.tex (can be any file format)	
	Is working	
	RF_DestReg_Decoder_XXXXXXXX.vhd	<b>/</b>
	RF_DestReg_Decoder_XXXXXXXX_TB.vhd	<b>/</b>
	RF_DestReg_Decoder_XXXXXXXXX_SchematicXX.pdf	<b>/</b>
4	RF_DestReg_Decoder_XXXXXXXX_TDXX.png	<b>/</b>
	RF_DestReg_Decoder_XXXXXXXXX_Doc.tex (can be any file format)	<b>V</b>
	Is working	<b>V</b>
	RF_TempDestReg_Decoder_XXXXXXXX.vhd	
	RF_TempDestReg_Decoder_XXXXXXXX_TB.vhd	
1	RF_TempDestReg_Decoder_XXXXXXXX_SchematicXX.pdf	
	RF_TempDestReg_Decoder_XXXXXXXX_TDXX.png	
	RF_TempDestReg_Decoder_XXXXXXXX_Doc.tex (can be any f	ile 🗸
	format)	
	Is working	<b>V</b>
	RF_RegisterFile_32_15_XXXXXXXX.vhd	
4	RF_RegisterFile_32_15_XXXXXXXX_TB.vhd	
7	RF_RegisterFile_32_15_XXXXXXXX_SchematicXX.pdf	
	RF_RegisterFile_32_15_XXXXXXXX_TDXX.png	
		.

RF\_RegisterFile\_32\_15\_XXXXXXXX\_Doc.tex (can be any file format)

Is working

	RF_Test_RegisterFile_32_15_XXXXXXXX.vhd	<b>V</b>
	RF_Test_RegisterFile_32_15_XXXXXXXX_TB.vhd	
17	RF_Test_RegisterFile_32_15_XXXXXXXX_SchematicXX.pdf	<b>V</b>
	RF_Test_RegisterFile_32_15_XXXXXXXX_TDXX.png	<b>/</b>
	RF_Test_RegisterFile_32_15_XXXXXXXX_Doc.tex (can be any file format)	<b>\</b>
	Is working	<b>/</b>

Student Name: MATTHEW POOLE						
Student ID: 23373470						

08/11/2024 Matthew Poole

Date Signature