CSU22022 Computer Architecture I

Prof. Michael Manzke

Assignment: Project Milestone Register File

Checklist

30th September 2024

Version 1.0

All files must be submitted to Blackboard as individual files, no zip files. Submit only entities that are working and are fully tested. You must follow the entity order on the checklist. You cannot skip entities.

The entities must be programmed and tested in the following order. Please confirm by ticking all the boxes next the items that all required files are available on Blackboard and that the entity is fully working. You must print this checklist, tick the boxes, sign it, and submit it to Blackboard.

1	RF_Mux3_1Bit_XXXXXXXX.vhd	/
	RF_Mux3_1Bit_XXXXXXXX_TB.vhd	
	RF_Mux3_1Bit_XXXXXXXX_SchematicXX.pdf	
	RF_Mux3_1Bit_XXXXXXXX_TDXX.png	/
	RF_Mux3_1Bit_XXXXXXXX_Doc.tex (can be any file format)	<u> </u>
	Is working	

	./
	<u> </u>
RF_Mux3_32Bit_XXXXXXXX_TB.vhd	V
RF_Mux3_32Bit_XXXXXXXX_SchematicXX.pdf	
RF_Mux3_32Bit_XXXXXXXX_TDXX.png	
RF_Mux3_32Bit_XXXXXXXX_Doc.tex (can be any file format)	
Is working	/
RF_Mux16_1Bit_XXXXXXXX.vhd	
RF_Mux16_1Bit_XXXXXXXX_TB.vhd	, ,
RF_Mux16_1Bit_XXXXXXXX_SchematicXX.pdf	<u> </u>
RF_Mux16_1Bit_XXXXXXXX_TDXX.png	Ž
RF_Mux16_1Bit_XXXXXXXX_Doc.tex (can be any file format)	<u> </u>
Is working	<u> </u>
	
RF_Mux16_32Bit_XXXXXXXX.vhd	
RF Mux16 32Bit XXXXXXXX TB.vhd	· ·
RF_Mux16_32Bit_XXXXXXXX_TDXX.png	· /
RF_Mux16_32Bit_XXXXXXXX_Doc.tex (can be any file format)	./
	. /
	•
RF_Mux32_1Bit_XXXXXXXX.vhd	
RF_Mux32_1Bit_XXXXXXXX_TB.vhd	
RF_Mux32_1Bit_XXXXXXXX_SchematicXX.pdf	
RF_Mux32_1Bit_XXXXXXXX_TDXX.png	
RF_Mux32_1Bit_XXXXXXXX_Doc.tex (can be any file format)	
Is working	/
	•
RF_Mux32_32Bit_XXXXXXXX.vhd	V
RF_Mux32_32Bit_XXXXXXXX_TB.vhd	
RF_Mux32_32Bit_XXXXXXXXX_SchematicXX.pdf	<u> </u>
RF_Mux32_32Bit_XXXXXXXXX_TDXX.png	
RF_Mux32_32Bit_XXXXXXXX_Doc.tex (can be any file format)	
Is working	
	RF_Mux16_1Bit_XXXXXXXX_TDXX.png RF_Mux16_1Bit_XXXXXXXXX_TB.vhd RF_Mux16_1Bit_XXXXXXXXX_TDXX.png RF_Mux16_1Bit_XXXXXXXXX_TDXX.png RF_Mux16_1Bit_XXXXXXXXX_TDXX.png RF_Mux16_1Bit_XXXXXXXXX_TDXX.png RF_Mux16_1Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux16_32Bit_XXXXXXXXX_TDXX.png RF_Mux32_1Bit_XXXXXXXXX_TDXX.png RF_Mux32_1Bit_XXXXXXXX_TDXX.png RF_Mux32_1Bit_XXXXXXXXX_TDXX.png RF_Mux32_1Bit_XXXXXXXXX_TDXX.png RF_Mux32_1Bit_XXXXXXXXX_TDXX.png RF_Mux32_32Bit_XXXXXXXX_TDXX.png RF_Mux32_32Bit_XXXXXXXXX_TDXX.png RF_Mux32_32Bit_XXXXXXXXXX_DOC.tex (can be any file format)

	RF_	_DFlipFlop_XXXXXXXX.vhd	✓
	RF_	DFlipFlop_XXXXXXXX_TB.vhd	
	RF_	_DFlipFlop_XXXXXXXX_SchematicXX.pdf	✓
	RF_	DFlipFlop_XXXXXXXX_TDXX.png	✓
	RF_	DFlipFlop_XXXXXXXX_Doc.tex (can be any file format)	/
	ls w	vorking	<u> </u>
	,		
	RF_	Register32Bit_XXXXXXXX.vhd	✓
	RF_	Register32Bit_XXXXXXXX_TB.vhd	✓
	RF_	Register32Bit_XXXXXXXX_SchematicXX.pdf	V
	RF_	Register32Bit_XXXXXXXX_TDXX.png	-
	RF_	Register32Bit_XXXXXXXX_Doc.tex (can be any file format)	✓
	ls w	vorking	
	•		
	RF	DestReg Decoder XXXXXXXX.vhd	./
	RF	DestReg_Decoder_XXXXXXXX_TB.vhd	<u> </u>
		DestReg_Decoder_XXXXXXXXX_SchematicXX.pdf	./
		DestReg_Decoder_XXXXXXXX_TDXX.png	V /
		DestReg_Decoder_XXXXXXXX_Doc.tex (can be any file format)	<u> </u>
		vorking	<u> </u>
	l .		
		RF_TempDestReg_Decoder_XXXXXXXX.vhd	
		RF_TempDestReg_Decoder_XXXXXXXX_TB.vhd	
1		RF_TempDestReg_Decoder_XXXXXXXX_SchematicXX.pdf	
		RF_TempDestReg_Decoder_XXXXXXXX_TDXX.png	
	U	RF_TempDestReg_Decoder_XXXXXXXX_Doc.tex (can be any file	:
		format)	V
		Is working	
			•
		RF_RegisterFile_32_15_XXXXXXXX.vhd	
	4	RF_RegisterFile_32_15_XXXXXXXX_TB.vhd	/
1	7	RF_RegisterFile_32_15_XXXXXXXX_SchematicXX.pdf	<u></u>
		RF_RegisterFile_32_15_XXXXXXXX_TDXX.png	/
	4	RF_RegisterFile_32_15_XXXXXXXX_Doc.tex (can be any file form	mat)

Is working

12

RF_Test_RegisterFile_32_15_XXXXXXXX.vhd	
RF_Test_RegisterFile_32_15_XXXXXXXX_TB.vhd	/
RF_Test_RegisterFile_32_15_XXXXXXXXX_SchematicXX.pdf	\
RF_Test_RegisterFile_32_15_XXXXXXXX_TDXX.png	/
RF_Test_RegisterFile_32_15_XXXXXXXX_Doc.tex (can be any file format)	*
Is working	

Processor_XXXXXXXXX.srcs (including all subdirectories and files)

Processor_XXXXXXXXX.xpr

13

Student Name: MATTHEW POOLE

Student ID: 23373470

22/10/2024 Matthew Poole

Date Signature