Case	CLK	Load	Reset	D	Q
X	1	0	1	0	0
1	1	1	0	23373470	23373470
2	1	1	1	0	0

The propagation delays for this circuit and the Flip flops it instantiates are 20 ns for a reset and 26 ns for loading a value