CSU22022 Computer Architecture I

Prof. Michael Manzke

Full Processor Project 2nd Instalment

Checklist

11th November 2024

Version 2.0

Checklist for the submission of the Full Processor Project 3rd Instalment. Please don't submit these files but confirm that all entities from the 2nd Instalment are tested and working.

DP_FullAdder_XXXXXXXXX_TB.vhd

DP_FullAdder_XXXXXXXXX_SchematicXX.pdf

DP_FullAdder_XXXXXXXXX_TDXX.png

DP_FullAdder_XXXXXXXXX_Doc.txt (can be any file format)

Is working

DP_RippleCarryAdder32Bit_XXXXXXXXX_TB.vhd

DP_RippleCarryAdder32Bit_XXXXXXXXX_SchematicXX.pdf

DP_RippleCarryAdder32Bit_XXXXXXXXX_TDXX.png

DP_RippleCarryAdder32Bit_XXXXXXXXX_Doc.txt (can be any file format)

Is working

DP_SingleBit_B_Logic_XXXXXXXXX.vhd

DP_SingleBit_B_Logic_XXXXXXXX_TB.vhd

DP_SingleBit_B_Logic_XXXXXXXXX_SchematicXX.pdf

DP_SingleBit_B_Logic_XXXXXXXXX_TDXX.png

DP_SingleBit_B_Logic_XXXXXXXXX_Doc.txt (can be any file format)

Is working

DP_32Bit_B_Logic_XXXXXXXX.vhd	
DP_32Bit_B_Logic_XXXXXXXX_TB.vhd	
DP_32Bit_B_Logic_XXXXXXXXX_SchematicXX.pdf	
DP_32Bit_B_Logic_XXXXXXXX_TDXX.png	
DP_32Bit_B_Logic_XXXXXXXX_Doc.txt (can be any file format)	
Is working	

DP_SingleBit_LogicCircuit_XXXXXXXX.vhd	
DP_SingleBit_LogicCircuit_XXXXXXXX_TB.vhd	
DP_SingleBit_LogicCircuit_XXXXXXXX_SchematicXX.pdf	
DP_SingleBit_LogicCircuit_XXXXXXX _TDXX.png	
DP_SingleBit_LogicCircuit_XXXXXXXX_Doc.txt (can be any file format)	
Is working	

DP_32Bit_LogicCircuit_XXXXXXXX.vhd	
DP_32Bit_LogicCircuit _XXXXXXXX_TB.vhd	
DP_32Bit_LogicCircuit _XXXXXXXX_SchematicXX.pdf	
DP_32Bit_LogicCircuit _XXXXXXXX_TDXX.png	
DP_32Bit_LogicCircuit _XXXXXXXX_Doc.txt (can be any file format)	
Is working	

CPU_Mux2_32Bit _XXXXXXXX.vhd	
CPU_Mux2_32Bit _XXXXXXXX_TB.vhd	
CPU_Mux2_32Bit _XXXXXXXX_SchematicXX.pdf	
CPU_Mux2_32Bit _XXXXXXXX_TDXX.png	
CPU_Mux2_32Bit _XXXXXXXX_Doc.txt (can be any file format)	
Is working	

	DP_ArithmeticLogicUnit _XXXXXXXX.vhd	
	DP_ArithmeticLogicUnit _XXXXXXXX_TB.vhd	
\triangle	DP_ArithmeticLogicUnit _XXXXXXXX_SchematicXX.pdf	
()8	DP_ArithmeticLogicUnit _XXXXXXXX_TDXX.png	
	DP_ArithmeticLogicUnit _XXXXXXXX_Doc.txt (can be any file	
	format)	
	Is working	
	DP_Mux3_1Bit_XXXXXXXX.vhd	
	DP_Mux3_1Bit_XXXXXXXX_TB.vhd	
	DP_Mux3_1Bit_XXXXXXXX_SchematicXX.pdf	
\mathbf{H}	DP_Mux3_1Bit_XXXXXXXX_TDXX.png	
	DP_Mux3_1Bit_XXXXXXXX_Doc.txt (can be any file format)	
	Is working	
		1
	DD ChiffyrCfly-Man 2 4Dit MANAMAN Albi	
	DP_ShifterCFlagMux2_1Bit_XXXXXXXXX.vhd	
4	DP_ShifterCFlagMux2_1Bit_XXXXXXXX _TB.vhd	
17/1	DP_ShifterCFlagMux2_1Bit_XXXXXXXX _SchematicXX. pdf	
	DP_ShifterCFlagMux2_1Bit _XXXXXXXX _TDXX.png DP_ShifterCFlagMux2_1Bit _XXXXXXXX _Doc.txt (can be any file	
	format)	
	Is working	
	DP_Shifter_XXXXXXXX.vhd	
11	DP_Shifter_XXXXXXXX _TB.vhd	
	DP_Shifter_XXXXXXXX _SchematicXX. pdf	
	DP_Shifter_XXXXXXXX _TDXX.png	
	DP_Shifter_XXXXXXXX _Doc.txt (can be any file format)	
	Is working	
	DP_CFlagMux2_1Bit_XXXXXXXX.vhd	
	DP_CFlagMux2_1Bit_XXXXXXXX _TB.vhd	
177	DP_CFlagMux2_1Bit_XXXXXXXX _SchematicXX. pdf	
	DP_CFlagMux2_1Bit_XXXXXXXX _TDXX.png	
	DP_CFlagMux2_1Bit_XXXXXXXX _Doc.txt (can be any file format)	

Is working

13

DP_ZeroDetection_XXXXXXXX.vhd	
DP_ZeroDetection_XXXXXXXXX _TB.vhd	
DP_ZeroDetection_XXXXXXXXX _SchematicXX.pdf	
DP_ZeroDetection_XXXXXXXXX _TDXX.png	
DP_ZeroDetection_XXXXXXXX _Doc.txt (can be any file format)	
Is working	

14

Student Name: _____

DP_FunctionalUnit_XXXXXXXX.vhd	
DP_FunctionalUnit_XXXXXXXX _TB.vhd	
DP_FunctionalUnit_XXXXXXXX _SchematicXX.pdf	
DP_FunctionalUnit_XXXXXXXX _TDXX.png	
DP_FunctionalUnit_XXXXXXXX _Doc.txt (can be any file format)	
Is working	

Student ID:			

Date

Signature