LAB NOTE

Subject: Digital Design Principles

Topic: Full Adder

Student: Minh Quan Tran

Table of Contents

1.	Objectives 4	ı
2.	Theory and Design6	ı
2.1	Theory	6
2.2	Requirement	6
2.3	Solution	6
3.	HDL and Verilog6	ı
3.1	VHDL code	6
3.2	Verilog code	8
4.	in Planner11	
4.1	Input and Output	11
5.	Result	
5.1	Cin = 0	13
5.0	Cin = 1	13

TABLE OF FIGURES

Figure 2-1: Full Adder Truth Table	6
Figure 4-1: SCEMA5F31C6N board	
Figure 4-2: SW0 and SW1 Pin No	
Figure 4-3: LEDR0's Pin No	12
Figure 4-4: HEX's Pin No	12
Figure 5-1: Output for Full Adder when Cin = 0.	13
Figure 5-2: Output for Full Adder when Cin = 1	13

1. Objectives

- Design a Full Adder using Quartus software.
- Write a VHDL and Verilog code from the design.
- Push the code and run to the SCEMA5F31C6N board.

2. Theory and Design

2.1 Theory

A full adder is a circuit that forms the arithmetic sum of three inputs bits.

- It has three inputs and two outputs.
- Two inputs are used for the input to the sum.
- The remaining input is the Carry out from the previous stage

2.2 Requirement

- Use VHDL and Verilog to implement Full Adder and display to LED [0:7].
- Introduction to the VHDL Case statement.
- Above and beyond: Adding 1 more modes: Half Subtractor

2.3 Solution

To design this system, first need to identify input and output:

- Input A will be from SW0 to SW3.
- Input B will be from SW4 to SW7.
- Output will be the 7 LED.

Then identify what the output will be using the below truth table,

Input			Output	
A	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Figure 2-1: Full Adder Truth Table

3.1 VHDL code

```
library ieee;
use ieee.std_logic_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity MTran_Lab6_VHDL_Adder is
   port
       mode : in std logic vector (9 downto 8);
       A : in std_logic_vector (3 downto 0);
            : in std_logic_vector (7 downto 4);
           : out std_logic_vector (7 downto 0);
       LED
       HEX1 : out std_logic_vector (6 downto 0);
       HEX0 : out std logic vector (6 downto 0)
     );
end MTran Lab6 VHDL Adder;
architecture Behavioral of MTran Lab6 VHDL Adder is
--Half Adder
component MTran Lab6 VHDL HalfAdder is
   port
    (
           : in std logic vector (3 downto 0);
           : in std logic vector (7 downto 4);
       Sum : out std logic vector (3 downto 0);
       Carry : out std logic vector (3 downto 0)
     );
end component;
--Half Subtractor
component MTran Lab6 VHDL HalfSubtractor is
   port
                   : in std logic vector (3 downto 0);
       Α
                   : in std logic vector (7 downto 4);
       Difference : out std logic vector (3 downto 0);
                  : out std_logic_vector (3 downto 0)
       Borrow
     );
end component;
--Full Adder
component MTran Lab6 VHDL FullAdder is
   port
                   : in std_logic_vector (3 downto 0);
                   : in std_logic_vector (3 downto 0);
: in std_logic;
: out std_logic_vector (3 downto 0);
                 : out std logic
       CarryOut
end component;
      -----Decirion----- End of Component Declaration--------
```

```
----- Function Declaration-----
-- Function to calculate Sum of Half Adder
-- Seven Segment Display
function SevenSegmentDisplay(Number : integer) return std logic vector is
begin
    case (Number) is
   when 0 => return "1000000";
   when 1 => return "1111001";
   when 2 => return "0100100";
   when 3 => return "0110000";
   when 4 => return "0011001";
   when 5 => return "0010010";
   when 6 => return "0000010";
   when 7 => return "1111000";
   when 8 => return "0000000";
   when 9 => return "0010000";
    when others => return "1111111";
    end case;
end SevenSegmentDisplay;
    -----Declaration-------End of Function Declaration------
 -----Declaration------Variable and Signal Declaration------
signal Sum_HA : std_logic_vector(3 downto 0);
signal Carry HA : std logic vector(3 downto 0);
signal Difference HS: std logic vector(3 downto 0);
signal Borrow HS: std logic vector(3 downto 0);
signal Sum FA : std logic vector(3 downto 0);
signal Carry FA : std logic;
signal Cin FA: std logic;
signal TotalSum : integer;
signal tenth : integer;
signal unit
              : integer;
-----End of Variable and Signal Declaration------
begin
-- Main code
-- Component
HalfAdder: MTran Lab6 VHDL HalfAdder
   port map (
       A => A
       B \Rightarrow B_{\prime}
       Sum => Sum HA,
       Carry => Carry HA
HalfSubtractor: MTran Lab6 VHDL HalfSubtractor
   port map (
       A => A
       B \Rightarrow B_{\prime}
       Difference => Difference HS,
       Borrow => Borrow HS
   );
FullAdder: MTran Lab6 VHDL FullAdder
```

```
port map (
       A => A
       B \Rightarrow B
       Cin => Cin_FA,
       Sum => Sum FA,
       CarryOut => Carry FA
    );
process (mode, A, B)
begin
    -- Reset Seven Segment Display and LED
   HEX1 <= "1111111";</pre>
   HEX0 <= "1111111";</pre>
   LED <= "0000000";
    -- Change mode
    if mode = "00" then
                                      -- Half Adder mode
       LED(3 downto 0) <= Sum HA;
       LED(7 downto 4) <= Carry_HA;</pre>
    LED(3 downto 0) <= Difference HS;</pre>
       LED(7 downto 4) <= Borrow_HS;</pre>
    elsif mode = "10" then
                             -- Full Adder with Cin = 0 mode
       Cin FA <= '0';
       LED(3 downto 0) <= Sum FA;
       LED(4) <= Carry FA;
       TotalSum <= to integer(unsigned(Carry FA & Sum FA));</pre>
       tenth <= TotalSum / 10;</pre>
       unit <= TotalSum mod 10;
       HEX1 <= SevenSegmentDisplay(tenth);</pre>
       HEX0 <= SevenSegmentDisplay(unit);</pre>
    Cin FA <= '1';
       LED(3 downto 0) <= Sum FA;
       LED(4) <= Carry FA;
       TotalSum <= to integer(unsigned(Carry FA & Sum FA));</pre>
       tenth <= TotalSum / 10;
       unit <= TotalSum mod 10;
       HEX1 <= SevenSegmentDisplay(tenth);</pre>
       HEX0 <= SevenSegmentDisplay(unit);</pre>
    end if;
end process;
end Behavioral;
```

3.2 Verilog code

```
wire [3:0] Sum HA;
wire [3:0] Carry HA;
wire [3:0] Difference HS;
wire [3:0] Borrow HS;
wire [3:0] Sum FA;
reg Cin;
wire Carry FA;
reg [4:0] TotalSum;
reg [4:0] tenth;
reg [4:0] units;
/******************End of Variable and Signal Declaration**************/
/*****************Module Instantiation********************************/
MTran Lab6 Verilog HalfAdder HA (
       .A(A),
       .B(B),
       .Sum (Sum HA),
       .Carry(Carry HA)
);
MTran Lab6 Verilog HalfSubtractor HS (
       .A(A),
       .B(B),
       .Difference (Difference HS),
       .Borrow (Borrow HS)
);
MTran Lab6 Verilog FullAdder FA (
       .A(A),
       .B(B),
       .Cin(Cin),
       .Sum(Sum FA),
       .CarryOut (Carry FA)
);
   /********************Function Declaration******************************/
function [6:0] SevenSegmentDisplay;
   input reg [4:0] Num;
   begin
       case (Num)
          5'd0: SevenSegmentDisplay = 7'b1000000;
        5'd1: SevenSegmentDisplay = 7'b1111001;
        5'd2: SevenSegmentDisplay = 7'b0100100;
        5'd3: SevenSegmentDisplay = 7'b0110000;
        5'd4: SevenSegmentDisplay = 7'b0011001;
        5'd5: SevenSegmentDisplay = 7'b0010010;
        5'd6: SevenSegmentDisplay = 7'b0000010;
       5'd7: SevenSegmentDisplay = 7'b1111000;
        5'd8: SevenSegmentDisplay = 7'b0000000;
        5'd9: SevenSegmentDisplay = 7'b0010000;
          default: SevenSegmentDisplay = 7'b11111111;
       endcase;
   end
endfunction
```

```
// Main code
always@(mode,A,B)
begin
   // Reset LED and 7 Segment
    HEX1 = 7'b11111111;
    HEX0 = 7'b11111111;
    LED = 8'b000000000;
    // Change mode
    if (mode == 2'b00)
        begin
            LED[3:0] = Sum HA;
            LED[7:4] = Carry HA;
        end
    else if (mode == 2'b01)
        begin
            LED[3:0] = Difference HS;
            LED[7:4] = Borrow HS;
        end
    else if (mode == 2'b10)
        begin
            Cin = 1'b0;
            LED[3:0] = Sum FA;
            LED[7:4] = Carry FA;
            TotalSum = {Carry_FA, Sum_FA};
            tenth = TotalSum \overline{/} 10;
            units = TotalSum % 10;
            HEX1 = SevenSegmentDisplay(tenth);
            HEX0 = SevenSegmentDisplay(units);
        end
    else if (mode == 2'b11)
        begin
            Cin = 1'b1;
            LED[3:0] = Sum FA;
            LED[7:4] = Carry FA;
            TotalSum = {Carry FA, Sum FA};
            tenth = TotalSum \overline{/} 10;
            units = TotalSum % 10;
            HEX1 = SevenSegmentDisplay(tenth);
            HEX0 = SevenSegmentDisplay(units);
        end
end
endmodule
```

4. Pin Planner

4.1 Input and Output




Figure 4-1: SCEMA5F31C6N board

Assigning:

SW[0]:	SW0
SW[1]:	SW1
SW[2]:	SW2

Mode[0]:	SW7
Mode[1]:	SW8
EN:	SW9

LED[0]:	LEDR0
LED[1]:	LEDR1
LED[2]:	LEDR2
LED[3]:	LEDR3
LED[4]:	LEDR4
LED[5]:	LEDR5
LED[6]:	LEDR6
LED[7]:	LEDR7

HEX0[0]:	HEX0[0]
HEX0[1]:	HEX0[1]
HEX0[2]:	HEX0[2]
HEX0[3]:	HEX0[3]
HEX0[4]:	HEX0[4]
HEX0[5]:	HEX0[5]
HEX0[6]:	HEX0[6]

11

4. Pin Planner

From the DE1_SoC_User_Manual,

Signal Name	FPGA Pin No.	Description	I/O Standard
SW[0]	PIN_AB12	Slide Switch[0]	3.3V
SW[1]	PIN_AC12	Slide Switch[1]	3.3V
SW[2]	PIN_AF9	Slide Switch[2]	3.3V
SW[3]	PIN_AF10	Slide Switch[3]	3.3V
SW[4]	PIN_AD11	Slide Switch[4]	3.3V
SW[5]	PIN_AD12	Slide Switch[5]	3.3V

Figure 4-2: SW0 and SW1 Pin No

Signal Name	FPGA Pin No.	Description	I/O Standard
LEDR[0]	PIN_V16	LED [0]	3.3V
LEDR[1]	PIN_W16	LED [1]	3.3V

Figure 4-3: LEDR0's Pin No

Signal Name	FPGA Pin No.	Description	I/O Standard
HEX0[0]	PIN_AE26	Seven Segment Digit 0[0]	3.3V
HEX0[1]	PIN_AE27	Seven Segment Digit 0[1]	3.3V
HEX0[2]	PIN_AE28	Seven Segment Digit 0[2]	3.3V
HEX0[3]	PIN_AG27	Seven Segment Digit 0[3]	3.3V
HEX0[4]	PIN_AF28	Seven Segment Digit 0[4]	3.3V
HEX0[5]	PIN_AG28	Seven Segment Digit 0[5]	3.3V
HEX0[6]	PIN_AH28	Seven Segment Digit 0[6]	3.3V

Figure 4-4: HEX's Pin No

5. Result

5.1 Cin = 0

With inputA = "1000" and inputB = "1011" and Cin = 0, Sum should be "0011" and Carry is "1"




Figure 5-1: Output for Full Adder when Cin = 0.

5.2 Cin = 1

With the same input but Cin = 1. Sum should be "0100" and Carry is "1"




Figure 5-2: Output for Full Adder when Cin = 1

REFERENCES